loadpatents
name:-0.012718200683594
name:-0.023550987243652
name:-0.0012080669403076
SON; Jeong Hwan Patent Filings

SON; Jeong Hwan

Patent Applications and Registrations

Patent applications and USPTO patent grants for SON; Jeong Hwan.The latest application filed is for "composition for preventing or treating visceral fat obesity containing extract of salvia miltiorrhiza radix".

Company Profile
0.20.9
  • SON; Jeong Hwan - Daejeon KR
  • Son; Jeong Hwan - Daejon KR
  • Son; Jeong-Hwan - Taejon-shi KR
  • Son; Jeong Hwan - Taejeon KR
  • Son; Jeong Hwan - Taejeon-si KR
  • Son; Jeong Hwan - Daejen-si KR
  • Son; Jeong-Hwan - Daejeon-shi KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Composition For Preventing Or Treating Visceral Fat Obesity Containing Extract Of Salvia Miltiorrhiza Radix
App 20200171115 - YOON; Joo Seog ;   et al.
2020-06-04
Method of making a semiconductor device having a gate electrode with an hourglass shape
Grant 7,091,094 - Son , et al. August 15, 2
2006-08-15
Apparatus and method for heat-treating semiconductor substrate
Grant 6,537,927 - Son March 25, 2
2003-03-25
Semiconductor device
App 20020195671 - Son, Jeong-Hwan ;   et al.
2002-12-26
Method of forming retrograde doping file in twin well CMOS device
Grant 6,455,402 - Lee , et al. September 24, 2
2002-09-24
MOS device having non-uniform dopant concentration and method for fabricating the same
Grant 6,383,876 - Son , et al. May 7, 2
2002-05-07
Retrograde doping profile in twin well CMOS device
App 20020024102 - Lee, Joo-Hyong ;   et al.
2002-02-28
Semiconductor device and method for fabricating the same
Grant 6,337,505 - Hwang , et al. January 8, 2
2002-01-08
Semiconductor device and method of manufacturing the same
App 20010031534 - Ahn, Jae-Gyung ;   et al.
2001-10-18
Semiconductor Device And Its Fabrication
App 20010019862 - SON, JEONG-HWAN ;   et al.
2001-09-06
Mosfet Having Doped Regions With Different Impurity Concentration
App 20010016393 - SON, JEONG-HWAN
2001-08-23
Method of forming retrograde doping profile in twin well CMOS device
App 20010014500 - Lee, Joo-Hyong ;   et al.
2001-08-16
Semiconductor device
App 20010010383 - Son, Jeong-Hwan ;   et al.
2001-08-02
Semiconductor device and method for fabricating the same
App 20010000411 - Hwang, Jeong Mo ;   et al.
2001-04-26
Semiconductor device and method for fabricating the same
Grant 6,218,248 - Hwang , et al. April 17, 2
2001-04-17
Semiconductor device formed on an insulator and having a damaged portion at the interface between the insulator and the active layer
Grant 6,210,998 - Son April 3, 2
2001-04-03
MOS device and fabrication method
Grant 6,137,141 - Son , et al. October 24, 2
2000-10-24
SOI (silicon on insulator) device and method for fabricating the same
Grant 6,110,769 - Son August 29, 2
2000-08-29
Method of making semiconductor device with decreased channel width and constant threshold voltage
Grant 6,103,562 - Son , et al. August 15, 2
2000-08-15
Method of manufacturing a field effect transistor
Grant 6,066,534 - Son May 23, 2
2000-05-23
Silicide formation using two metalizations
Grant 6,063,681 - Son May 16, 2
2000-05-16
Semiconductor device formed on an insulator and having a damaged portion at the interface between the insulator and the active layer
Grant 6,023,088 - Son February 8, 2
2000-02-08
Semiconductor device fabrication method
Grant 6,010,936 - Son January 4, 2
2000-01-04
Method for developing shallow trench isolation in a semiconductor memory device
Grant 5,904,538 - Son , et al. May 18, 1
1999-05-18
Fabrication method for CMOS with sidewalls
Grant 5,851,866 - Son December 22, 1
1998-12-22
Method for fabricating CMOSFET having LDD structure
Grant 5,759,885 - Son June 2, 1
1998-06-02
Method for making metal oxide semiconductor field effect transistor (MOSFET)
Grant 5,750,430 - Son May 12, 1
1998-05-12
Varactor diode controllable by surface layout design
Grant 5,747,865 - Kim , et al. May 5, 1
1998-05-05
Fabrication method of semiconductor memory device containing CMOS transistors
Grant 5,696,012 - Son December 9, 1
1997-12-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed