loadpatents
Patent applications and USPTO patent grants for Smith; Aaron L..The latest application filed is for "coupling wide memory interface to wide write back paths".
Patent | Date |
---|---|
Hybrid block-based processor and custom function blocks Grant 11,449,342 - Smith , et al. September 20, 2 | 2022-09-20 |
Block-based processor core composition register Grant 11,126,433 - Burger , et al. September 21, 2 | 2021-09-21 |
Incremental scheduler for out-of-order block ISA processors Grant 11,106,467 - Smith , et al. August 31, 2 | 2021-08-31 |
Coupling Wide Memory Interface To Wide Write Back Paths App 20210216454 - Burger; Douglas C. ;   et al. | 2021-07-15 |
Distinct system registers for logical processors Grant 11,016,770 - Burger , et al. May 25, 2 | 2021-05-25 |
Coupling wide memory interface to wide write back paths Grant 10,963,379 - Burger , et al. March 30, 2 | 2021-03-30 |
Dense read encoding for dataflow ISA Grant 10,936,316 - Burger , et al. March 2, 2 | 2021-03-02 |
Register read/write ordering Grant 10,871,967 - Burger , et al. December 22, 2 | 2020-12-22 |
Debug support for block-based processor Grant 10,776,115 - Burger , et al. September 15, 2 | 2020-09-15 |
Block-based processor including topology and control registers to indicate resource sharing and size of logical processor Grant 10,768,936 - Burger , et al. Sep | 2020-09-08 |
Initiating instruction block execution using a register access instruction Grant 10,678,544 - Burger , et al. | 2020-06-09 |
Broadcast channel architectures for block-based processors Grant 10,452,399 - Burger , et al. Oc | 2019-10-22 |
Multimodal targets in a block-based processor Grant 10,445,097 - Burger , et al. Oc | 2019-10-15 |
Verifying branch targets Grant 10,409,606 - Burger , et al. Sept | 2019-09-10 |
Coupling Wide Memory Interface To Wide Write Back Paths App 20190236009 - Burger; Douglas C. ;   et al. | 2019-08-01 |
Write nullification Grant 10,198,263 - Burger , et al. Fe | 2019-02-05 |
Dynamic generation of null instructions Grant 10,180,840 - Burger , et al. Ja | 2019-01-15 |
Multi-nullification App 20180329708 - Burger; Douglas C. ;   et al. | 2018-11-15 |
Instruction block address register Grant 10,095,519 - Burger , et al. October 9, 2 | 2018-10-09 |
Store nullification in the target field Grant 10,061,584 - Burger , et al. August 28, 2 | 2018-08-28 |
Multi-nullification Grant 10,031,756 - Burger , et al. July 24, 2 | 2018-07-24 |
Transactional Register File For A Processor App 20180032335 - Smith; Aaron L. ;   et al. | 2018-02-01 |
Out-of-order Block-based Processor App 20180032344 - Smith; Aaron L. ;   et al. | 2018-02-01 |
Load-store Queue For Multiple Processor Cores App 20170371660 - Smith; Aaron L. ;   et al. | 2017-12-28 |
Load-store Queue For Block-based Processor App 20170371659 - Smith; Aaron L. ;   et al. | 2017-12-28 |
Parallel Instruction Scheduler For Block Isa Processor App 20170315812 - Smith; Aaron L. ;   et al. | 2017-11-02 |
Hybrid Block-based Processor And Custom Function Blocks App 20170315815 - Smith; Aaron L. ;   et al. | 2017-11-02 |
Incremental Scheduler For Out-of-order Block Isa Processors App 20170315813 - Smith; Aaron L. ;   et al. | 2017-11-02 |
Out-of-order Block-based Processors And Instruction Schedulers App 20170315814 - Smith; Aaron L. ;   et al. | 2017-11-02 |
Multimodal Targets In A Block-based Processor App 20170083322 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Broadcast Channel Architectures For Block-based Processors App 20170083335 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Predicated Read Instructions App 20170083320 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Initiating Instruction Block Execution Using A Register Access Instruction App 20170083314 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Debug Support For Block-based Processor App 20170083431 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Store Nullification In The Target Field App 20170083328 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Block-based processor core composition register App 20170083315 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Generation And Use Of Block Branch Metadata App 20170083319 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Segmented Instruction Block App 20170083341 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Block-based Processor Core Topology Register App 20170083334 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Implicit Program Order App 20170083327 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Dynamic generation of null instructions App 20170083325 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Multi-nullification App 20170083330 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Register Read/write Ordering App 20170083326 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Distinct System Registers For Logical Processors App 20170083316 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Prefetching Associated With Predicated Store Instructions App 20170083339 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Dense Read Encoding For Dataflow Isa App 20170083321 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Memory Synchronization In Block-based Processors App 20170083331 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Write Nullification App 20170083329 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Generation And Use Of Memory Access Instruction Order Encodings App 20170083324 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Prefetching Associated With Predicated Load Instructions App 20170083338 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Instruction Block Address Register App 20170083340 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Configuring modes of processor operation App 20170083318 - Burger; Douglas C. ;   et al. | 2017-03-23 |
Energy efficient multi-modal instruction issue Grant 9,547,496 - Burger , et al. January 17, 2 | 2017-01-17 |
Determination Of Target Location For Transfer Of Processor Control App 20160378491 - Burger; Douglas C. ;   et al. | 2016-12-29 |
Verifying Branch Targets App 20160378499 - Burger; Douglas C. ;   et al. | 2016-12-29 |
Instruction Block Allocation App 20160378661 - Gray; Jan S. ;   et al. | 2016-12-29 |
Energy Efficient Multi-Modal Instruction Issue App 20150127928 - Burger; Douglas C. ;   et al. | 2015-05-07 |
Tension line exercise apparatus and method of exercising using a tension line exercise apparatus Grant 7,850,583 - Smith December 14, 2 | 2010-12-14 |
Tension Line Exercise Apparatus And Method Of Exercising Using A Tension Line Exercise Apparatus App 20090280969 - Smith; Aaron L. | 2009-11-12 |
Tension line exercise apparatus and method of exercising using a tension line exercise apparatus Grant 7,563,212 - Smith July 21, 2 | 2009-07-21 |
Tension Line Exercise Apparatus And Method Of Exercising Using A Tension Line Exercise Apparatus App 20080026922 - Smith; Aaron L. | 2008-01-31 |
Floor medallion pattern Grant D499,194 - Smith November 30, 2 | 2004-11-30 |
After-injection combustion exhaust purification system and method Grant 6,016,653 - Glassey , et al. January 25, 2 | 2000-01-25 |
Series combination catalytic converter Grant 5,829,250 - Lane , et al. November 3, 1 | 1998-11-03 |
Series combination catalytic converter Grant 5,611,198 - Lane , et al. March 18, 1 | 1997-03-18 |
Modular catalytic converter and muffler for internal combustion engine Grant 5,578,277 - White , et al. November 26, 1 | 1996-11-26 |
Catalytic converter exhaust section for an internal combustion engine Grant 5,547,641 - Smith , et al. August 20, 1 | 1996-08-20 |
Combustion exhaust purification system and method Grant 5,522,218 - Lane , et al. June 4, 1 | 1996-06-04 |
Flame arrestor and method of manufacture Grant 5,375,565 - Maxson , et al. December 27, 1 | 1994-12-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.