loadpatents
name:-0.07434606552124
name:-0.051974058151245
name:-0.04951810836792
Singh; Gulbagh Patent Filings

Singh; Gulbagh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Singh; Gulbagh.The latest application filed is for "semiconductor wafer with devices having different top layer thicknesses".

Company Profile
30.24.36
  • Singh; Gulbagh - Hisnchu TW
  • Singh; Gulbagh - Tainan City TW
  • Singh; Gulbagh - Tainan TW
  • SINGH; Gulbagh - Hsinchu TW
  • SINGH; Gulbagh - Uttar Pradesh IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor Wafer With Devices Having Different Top Layer Thicknesses
App 20220285403 - Singh; Gulbagh ;   et al.
2022-09-08
Reducing RC Delay in Semiconductor Devices
App 20220278042 - Singh; Gulbagh ;   et al.
2022-09-01
Mosfet Device Structure With Air-gaps In Spacer And Methods For Forming The Same
App 20220271141 - Singh; Gulbagh ;   et al.
2022-08-25
Semiconductor arrangement with airgap and method of forming
Grant 11,417,749 - Singh , et al. August 16, 2
2022-08-16
Semiconductor Structure And Method For Manufacturing The Same
App 20220246756 - SINGH; Gulbagh ;   et al.
2022-08-04
Semiconductor device with air-void in spacer
Grant 11,404,537 - Singh , et al. August 2, 2
2022-08-02
Multiple thickness semiconductor-on-insulator field effect transistors and methods of forming the same
Grant 11,398,403 - Singh , et al. July 26, 2
2022-07-26
Semiconductor Device And Method For Manufacturing The Same
App 20220216095 - SINGH; Gulbagh ;   et al.
2022-07-07
Semiconductor Structure Including Buffer Layer
App 20220208704 - SINGH; Gulbagh ;   et al.
2022-06-30
MOSFET device structure with air-gaps in spacer and methods for forming the same
Grant 11,367,778 - Singh , et al. June 21, 2
2022-06-21
Semiconductor wafer with devices having different top layer thicknesses
Grant 11,348,944 - Singh , et al. May 31, 2
2022-05-31
Novel Soi Device Structure For Robust Isolation
App 20220157935 - Lu; Lin-Chen ;   et al.
2022-05-19
Reducing RC delay in semiconductor devices
Grant 11,335,638 - Singh , et al. May 17, 2
2022-05-17
Method of designing a layout, method of making a semiconductor structure and semiconductor structure
Grant 11,309,268 - Singh , et al. April 19, 2
2022-04-19
Isolation regions for reduced junction leakage
Grant 11,264,456 - Singh , et al. March 1, 2
2022-03-01
SOI device structure for robust isolation
Grant 11,257,902 - Lu , et al. February 22, 2
2022-02-22
Method for forming a bulk semiconductor substrate configured to exhibit soi behavior
Grant 11,211,283 - Singh , et al. December 28, 2
2021-12-28
Method For Forming Semiconductor Device Structure With Metal-semiconductor Compound Layer
App 20210384301 - SINGH; Gulbagh ;   et al.
2021-12-09
Novel Soi Device Structure For Robust Isolation
App 20210376070 - Lu; Lin-Chen ;   et al.
2021-12-02
Multiple Thickness Semiconductor-on-insulator Field Effect Transistors And Methods Of Forming The Same
App 20210375666 - Singh; Gulbagh ;   et al.
2021-12-02
Structures and methods for noise isolation in semiconductor devices
Grant 11,183,570 - Singh , et al. November 23, 2
2021-11-23
Structures And Methods For Noise Isolation In Semiconductor Devices
App 20210328031 - SINGH; Gulbagh ;   et al.
2021-10-21
Semiconductor Wafer With Devices Having Different Top Layer Thicknesses
App 20210327902 - Singh; Gulbagh ;   et al.
2021-10-21
Semiconductor Device With Air-void In Spacer
App 20210328009 - Singh; Gulbagh ;   et al.
2021-10-21
Reducing Rc Delay In Semiconductor Devices
App 20210327813 - Singh; Gulbagh ;   et al.
2021-10-21
Shallow trench isolation for integrated circuits
Grant 11,145,539 - Singh , et al. October 12, 2
2021-10-12
Mosfet Device Structure With Air-gaps In Spacer And Methods For Forming The Same
App 20210305396 - Singh; Gulbagh ;   et al.
2021-09-30
Method for forming semiconductor device structure with metal silicide layer
Grant 11,101,354 - Singh , et al. August 24, 2
2021-08-24
Source/Drain Epitaxial Layer Profile
App 20210013343 - SINGH; Gulbagh ;   et al.
2021-01-14
Method of forming negatively sloped isolation structures
Grant 10,886,165 - Singh , et al. January 5, 2
2021-01-05
Semiconductor Arrangement With Airgap And Method Of Forming
App 20200395459 - SINGH; Gulbagh ;   et al.
2020-12-17
Sram Structure
App 20200381441 - SINGH; Gulbagh ;   et al.
2020-12-03
Method For Forming Semiconductor Device Structure With Metal Silicide Layer
App 20200365696 - SINGH; Gulbagh ;   et al.
2020-11-19
Method Of Designing A Layout, Method Of Making A Semiconductor Structure And Semiconductor Structure
App 20200321296 - SINGH; Gulbagh ;   et al.
2020-10-08
Source/drain epitaxial layer profile
Grant 10,790,391 - Singh , et al. September 29, 2
2020-09-29
Bulk Semiconductor Substrate Configured to Exhibit Semiconductor-on-Insulator Behavior
App 20200295046 - Singh; Gulbagh ;   et al.
2020-09-17
Integrated circuit for low power SRAM
Grant 10,748,911 - Singh , et al. A
2020-08-18
Isolation Regions For Reduced Junction Leakage
App 20200251554 - Kind Code
2020-08-06
Method for forming semiconductor device structure with metal silicide layer
Grant 10,734,489 - Singh , et al.
2020-08-04
Semiconductor device with post passivation structure
Grant 10,727,191 - Singh , et al.
2020-07-28
Bulk semiconductor substrate configured to exhibit semiconductor-on-insulator behavior
Grant 10,672,795 - Singh , et al.
2020-06-02
Structures And Methods For Noise Isolation In Semiconductor Devices
App 20200135875 - SINGH; Gulbagh ;   et al.
2020-04-30
Isolation regions for reduced junction leakage
Grant 10,636,870 - Singh , et al.
2020-04-28
Negatively sloped isolation structures
Grant 10,636,695 - Singh , et al.
2020-04-28
Isolation regions for reduced junction leakage
App 20200058736 - Singh; Gulbagh ;   et al.
2020-02-20
Shallow Trench Isolation for Integrated Circuits
App 20200051851 - SINGH; Gulbagh ;   et al.
2020-02-13
Method For Forming Semiconductor Device Structure With Metal Silicide Layer
App 20200044035 - SINGH; Gulbagh ;   et al.
2020-02-06
Structures and methods for noise isolation in semiconductor devices
Grant 10,546,937 - Singh , et al. Ja
2020-01-28
Bulk Semiconductor Substrate Configured to Exhibit Semiconductor-on-Insulator Behavior
App 20200006386 - Singh; Gulbagh ;   et al.
2020-01-02
Negatively Sloped Isolation Structures
App 20200006114 - Singh; Gulbagh ;   et al.
2020-01-02
Source/drain Epitaxial Layer Profile
App 20200006560 - SINGH; Gulbagh ;   et al.
2020-01-02
Shallow trench isolation for integrated circuits
Grant 10,522,390 - Singh , et al. Dec
2019-12-31
Shallow Trench Isolation For Integrated Circuits
App 20190393078 - SINGH; Gulbagh ;   et al.
2019-12-26
Method of Forming Negatively Sloped Isolation Structures
App 20190385892 - Singh; Gulbagh ;   et al.
2019-12-19
Memory Device With Improved Data Retention
App 20190164987 - SINGH; Gulbagh ;   et al.
2019-05-30
Structures And Methods For Noise Isolation In Semiconductor Devices
App 20190157407 - SINGH; Gulbagh ;   et al.
2019-05-23
Semiconductor Device With Post Passivation Structure
App 20190148322 - SINGH; Gulbagh ;   et al.
2019-05-16
Integrated Circuit For Low Power Sram
App 20190148385 - SINGH; Gulbagh ;   et al.
2019-05-16
Semiconductor device with post passivation structure and fabrication method therefor
Grant 10,163,831 - Singh , et al. Dec
2018-12-25
Semiconductor Device With Post Passivation Structure And Fabrication Method Therefor
App 20180315723 - SINGH; Gulbagh ;   et al.
2018-11-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed