Sheets, II; John E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sheets, II; John E..The latest application filed is for "negative operand compatible charge-scaling subtractor circuit".

Company Profile

36.140.117

Sheets, II; John E. - Zumbrota MN
- Zumbrota MN US
Sheets, II; John E - Zumbrota MN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Metalization repair in semiconductor wafers Grant 11,171,064 - Clevenger , et al. November 9, 2	2021-11-09
Metalization repair in semiconductor wafers Grant 11,171,063 - Clevenger , et al. November 9, 2	2021-11-09
Optimizing data approximation analysis using low power circuitry Grant 11,061,645 - Erickson , et al. July 13, 2	2021-07-13
Managed integrated circuit power supply distribution Grant 11,018,084 - Aipperspach , et al. May 25, 2	2021-05-25
Low resistance contact for transistors Grant 10,923,575 - Clevenger , et al. February 16, 2	2021-02-16
Cognitive analysis using applied analog circuits Grant 10,802,062 - Erickson , et al. October 13, 2	2020-10-13
Semiconductor device and method of forming the semiconductor device Grant 10,784,159 - Clevenger , et al. Sept	2020-09-22
Negative operand compatible charge-scaling subtractor circuit Grant 10,732,931 - Paone , et al.	2020-08-04
Method of optimizing wire RC for device performance and reliability Grant 10,699,950 - Clevenger , et al.	2020-06-30
Real time cognitive monitoring of correlations between variables Grant 10,670,642 - Erickson , et al.	2020-06-02
Charge-scaling multiplier circuit with dual scaled capacitor sets Grant 10,671,348 - Paulsen , et al.	2020-06-02
Negative Operand Compatible Charge-scaling Subtractor Circuit App 20200167126 - Paone; Phil ; et al.	2020-05-28
Real time cognitive monitoring of correlations between variables Grant 10,663,502 - Erickson , et al.	2020-05-26
Charge-scaling multiplier circuit with digital-to-analog converter Grant 10,658,993 - Paulsen , et al.	2020-05-19
Charge-scaling Multiplier Circuit With Digital-to-analog Converter App 20200127626 - Paulsen; David ; et al.	2020-04-23
Charge-scaling Multiplier Circuit With Dual Scaled Capacitor Sets App 20200125328 - Paulsen; David ; et al.	2020-04-23
Cognitive analysis using applied analog circuits Grant 10,598,710 - Erickson , et al.	2020-03-24
Charge-scaling multiplier circuit Grant 10,592,209 - Paulsen , et al.	2020-03-17
Charge-scaling adder circuit Grant 10,587,282 - Paulsen , et al.	2020-03-10
Managed integrated circuit power supply distribution Grant 10,580,730 - Aipperspach , et al.	2020-03-03
Charge-scaling subtractor circuit Grant 10,566,987 - Paulsen , et al. Feb	2020-02-18
Low Resistance Contact For Transistors App 20200013868 - CLEVENGER; LAWRENCE A. ; et al.	2020-01-09
Charge-scaling Adder Circuit App 20190393885 - Paulsen; David ; et al.	2019-12-26
Charge-scaling Subtractor Circuit App 20190393886 - Paulsen; David ; et al.	2019-12-26
Semiconductor Device And Method Of Forming The Semiconductor Device App 20190363013 - CLEVENGER; Lawrence A. ; et al.	2019-11-28
Managed Integrated Circuit Power Supply Distribution App 20190348361 - Aipperspach; Anthony G. ; et al.	2019-11-14
Low resistance contact for transistors Grant 10,468,491 - Clevenger , et al. No	2019-11-05
Predicting data correlation using multivalued logical outputs in static random access memory (SRAM) storage cells Grant 10,418,094 - Erickson , et al. Sept	2019-09-17
Charge-scaling subtractor circuit Grant 10,367,520 - Paulsen , et al. July 30, 2	2019-07-30
Charge-scaling adder circuit Grant 10,348,320 - Paulsen , et al. July 9, 2	2019-07-09
Method for low power operation and test using DRAM device Grant 10,304,522 - Erickson , et al.	2019-05-28
Managed Integrated Circuit Power Supply Distribution App 20190148284 - Aipperspach; Anthony G. ; et al.	2019-05-16
Semiconductor device and method of forming the semiconductor device Grant 10,256,145 - Clevenger , et al.	2019-04-09
Optimizing data approximation analysis using low power circuitry Grant 10,236,050 - Erickson , et al.	2019-03-19
Generating a unique die identifier for an electronic chip Grant 10,236,887 - Erickson , et al.	2019-03-19
Optimizing data approximation analysis using low bower circuitry Grant 10,224,089 - Erickson , et al.	2019-03-05
Through-substrate via power gating and delivery bipolar transistor Grant 10,224,410 - Bartley , et al.	2019-03-05
Metalization Repair In Semiconductor Wafers App 20190006248 - Clevenger; Lawrence A. ; et al.	2019-01-03
Through-substrate via power gating and delivery bipolar transistor Grant 10,170,578 - Bartley , et al. J	2019-01-01
Cognitive Analysis Using Applied Analog Circuits App 20180348271 - ERICKSON; KARL R. ; et al.	2018-12-06
Real Time Cognitive Monitoring Of Correlations Between Variables App 20180348274 - ERICKSON; KARL R. ; et al.	2018-12-06
Cognitive Analysis Using Applied Analog Circuits App 20180348273 - ERICKSON; KARL R. ; et al.	2018-12-06
Optimizing data approximation analysis using low power circuitry App 20180350422 - ERICKSON; KARL R. ; et al.	2018-12-06
Real Time Cognitive Reasoning Using A Circuit With Varying Confidence Level Alerts App 20180349775 - ERICKSON; KARL R. ; et al.	2018-12-06
Through-substrate Via Power Gating And Delivery Bipolar Transistor App 20180350942 - BARTLEY; Gerald K. ; et al.	2018-12-06
Optimizing Data Approximation Analysis Using Low Power Circuitry App 20180350423 - ERICKSON; KARL R. ; et al.	2018-12-06
Through-substrate Via Power Gating And Delivery Bipolar Transistor App 20180350941 - BARTLEY; Gerald K. ; et al.	2018-12-06
Real Time Cognitive Monitoring Of Correlations Between Variables App 20180348272 - ERICKSON; KARL R. ; et al.	2018-12-06
Real Time Cognitive Reasoning Using A Circuit With Varying Confidence Level Alerts App 20180349774 - ERICKSON; KARL R. ; et al.	2018-12-06
Implementing eFuse visual security of stored data using EDRAM Grant 10,121,530 - Christensen , et al. November 6, 2	2018-11-06
System for testing charge trap memory cells Grant 10,090,063 - Erickson , et al. October 2, 2	2018-10-02
Enhancing performance of one or more slower partitions of an integrated circuit to improve performance of the integrated circuit Grant 10,061,368 - Christensen , et al. August 28, 2	2018-08-28
Predicting Data Correlation Using Multivalued Logical Outputs In Static Random Access Memory (sram) Storage Cells App 20180240512 - ERICKSON; KARL R. ; et al.	2018-08-23
Optimizing Data Approximation Analysis Using Low Power Circuitry App 20180239586 - ERICKSON; KARL R. ; et al.	2018-08-23
Optimizing data approximation analysis using low power circuitry Grant 10,043,568 - Erickson , et al. August 7, 2	2018-08-07
Method for low power operation and test using DRAM device App 20180218766 - ERICKSON; KARL R. ; et al.	2018-08-02
Optimizing data approximation analysis using low power circuitry Grant 10,037,792 - Erickson , et al. July 31, 2	2018-07-31
Method of optimizing wire RC for device performance and reliability Grant 9,997,408 - Clevenger , et al. June 12, 2	2018-06-12
Method Of Optimizing Wire Rc For Device Performance And Reliability App 20180158731 - Clevenger; Lawrence A. ; et al.	2018-06-07
Integrated shielding and decoupling capacitor structure Grant 9,991,199 - Christensen , et al. June 5, 2	2018-06-05
Generating A Unique Die Identifier For An Electronic Chip App 20180149696 - ERICKSON; KARL R. ; et al.	2018-05-31
Integrated Shielding And Decoupling Capacitor Structure App 20180145024 - Christensen; Todd A. ; et al.	2018-05-24
Semiconductor device and method of forming the semiconductor device Grant 9,966,308 - Clevenger , et al. May 8, 2	2018-05-08
Semiconductor Device And Method Of Forming The Semiconductor Device App 20180122697 - Clevenger; Lawrence A. ; et al.	2018-05-03
Implementing hidden security key in eFuses Grant 9,953,720 - Erickson , et al. April 24, 2	2018-04-24
Metalization Repair In Semiconductor Wafers App 20180096902 - Clevenger; Lawrence A. ; et al.	2018-04-05
Semiconductor Device And Method Of Forming The Semiconductor Device App 20180096890 - CLEVENGER; Lawrence A. ; et al.	2018-04-05
Metalization Repair In Semiconductor Wafers App 20180096858 - Clevenger; Lawrence A. ; et al.	2018-04-05
Predicting data correlation using multivalued logical outputs in static random access memory (SRAM) storage cells Grant 9,916,890 - Erickson , et al. March 13, 2	2018-03-13
Generating a unique die identifier for an electronic chip Grant 9,864,006 - Erickson , et al. January 9, 2	2018-01-09
Enhancing Performance Of One Or More Slower Partitions Of An Integrated Circuit To Improve Performance Of The Integrated Circuit App 20170344087 - CHRISTENSEN; TODD A. ; et al.	2017-11-30
Implementing Efuse Visual Security Of Stored Data Using Edram App 20170236571 - Christensen; Todd A. ; et al.	2017-08-17
Implementing resistance defect performance mitigation using test signature directed self heating and increased voltage Grant 9,721,856 - Erickson , et al. August 1, 2	2017-08-01
Dynamic noise mitigation in integrated circuit devices using local clock buffers Grant 9,712,112 - Pedrone , et al. July 18, 2	2017-07-18
Side gate assist in metal gate first process Grant 9,685,526 - Erickson , et al. June 20, 2	2017-06-20
System For Testing Charge Trap Memory Cells App 20170169904 - ERICKSON; Karl R. ; et al.	2017-06-15
System For Testing Charge Trap Memory Cells App 20170169903 - Erickson; Karl R. ; et al.	2017-06-15
System for testing charge trap memory cells Grant 9,666,305 - Erickson , et al. May 30, 2	2017-05-30
Implementing Efuse Visual Security Of Stored Data Using Edram App 20170148527 - Christensen; Todd A. ; et al.	2017-05-25
Implementing eFuse visual security of stored data using EDRAM Grant 9,646,712 - Christensen , et al. May 9, 2	2017-05-09
Method Of Optimizing Wire Rc For Device Performance And Reliability App 20170098577 - Clevenger; Lawrence A. ; et al.	2017-04-06
Implementing resistance defect performance mitigation using test signature directed self heating and increased voltage Grant 9,583,403 - Erickson , et al. February 28, 2	2017-02-28
FinFET power supply decoupling Grant 9,570,388 - Christensen , et al. February 14, 2	2017-02-14
Implementing hidden security key in eFuses Grant 9,570,193 - Erickson , et al. February 14, 2	2017-02-14
Implementing Resistance Defect Performance Mitigation Using Test Signature Directed Self Heating And Increased Voltage App 20160379898 - Erickson; Karl R. ; et al.	2016-12-29
Implementing Resistance Defect Performance Mitigation Using Test Signature Directed Self Heating And Increased Voltage App 20160379899 - Erickson; Karl R. ; et al.	2016-12-29
Finfet Power Supply Decoupling App 20160379928 - CHRISTENSEN; Todd A. ; et al.	2016-12-29
Power gating and clock gating in wiring levels Grant 9,520,876 - Chadwick , et al. December 13, 2	2016-12-13
Implementing eFuse visual security of stored data using EDRAM Grant 9,514,841 - Christensen , et al. December 6, 2	2016-12-06
High-density integrated circuit via capacitor Grant 9,496,326 - Christensen , et al. November 15, 2	2016-11-15
Sensing of non-volatile memory cell having two complementary memory transistors Grant 9,496,045 - Kilker , et al. November 15, 2	2016-11-15
High-density integrated circuit via capacitor Grant 9,455,313 - Christensen , et al. September 27, 2	2016-09-27
Decoupling capacitor using finFET topology Grant 9,455,251 - Christensen , et al. September 27, 2	2016-09-27
Structure for metal oxide semiconductor capacitor Grant 9,443,767 - Erickson , et al. September 13, 2	2016-09-13
Detection of initial state by eFuse array Grant 9,424,948 - Erickson , et al. August 23, 2	2016-08-23
Bias-temperature induced damage mitigation circuit Grant 9,405,311 - Onsongo , et al. August 2, 2	2016-08-02
Bias-temperature induced damage mitigation circuit Grant 9,401,643 - Onsongo , et al. July 26, 2	2016-07-26
Sensing circuit for a non-volatile memory cell having two complementary memory transistors Grant 9,378,836 - Kilker , et al. June 28, 2	2016-06-28
Implementing Hidden Security Key In Efuses App 20160180962 - Erickson; Karl R. ; et al.	2016-06-23
Sensing Circuit For A Non-volatile Memory Cell Having Two Complementary Memory Transistors App 20160180943 - Kilker; Robert E. ; et al.	2016-06-23
Non-volatile Memory Sense Circuit App 20160180944 - Kilker; Robert E. ; et al.	2016-06-23
Implementing Hidden Security Key In Efuses App 20160180961 - Erickson; Karl R. ; et al.	2016-06-23
Design Structure For Metal Oxide Semiconductor Capacitor App 20160172249 - Erickson; Karl R. ; et al.	2016-06-16
Precision Intralevel Metal Capacitor Fabrication App 20160148991 - Erickson; Karl R. ; et al.	2016-05-26
Precision Intralevel Metal Capacitor Fabrication App 20160148868 - Erickson; Karl R. ; et al.	2016-05-26
Implementing eDRAM stacked FET structure Grant 9,343,464 - Erickson , et al. May 17, 2	2016-05-17
Implementing buried FET utilizing drain of finFET as gate of buried FET Grant 9,312,272 - Erickson , et al. April 12, 2	2016-04-12
Semiconductor chip with power gating through silicon vias Grant 9,252,083 - Erickson , et al. February 2, 2	2016-02-02
Multiple-patterned semiconductor device channels Grant 9,252,100 - Allen , et al. February 2, 2	2016-02-02
Structure for metal oxide semiconductor capacitor Grant 9,245,884 - Erickson , et al. January 26, 2	2016-01-26
Integrated decoupling capacitor utilizing through-silicon via Grant 9,196,671 - Behrends , et al. November 24, 2	2015-11-24
Integrated decoupling capacitor utilizing through-silicon via Grant 9,153,638 - Behrends , et al. October 6, 2	2015-10-06
Multiple-patterned semiconductor device channels Grant 9,111,935 - Allen , et al. August 18, 2	2015-08-18
Side Gate Assist In Metal Gate First Process App 20150228757 - Erickson; Karl R. ; et al.	2015-08-13
Semiconductor device channels Grant 9,105,639 - Allen , et al. August 11, 2	2015-08-11
Capacitor backup for SRAM Grant 9,099,164 - Erickson , et al. August 4, 2	2015-08-04
Semiconductor device with distinct multiple-patterned conductive tracks on a same level Grant 9,099,533 - Allen , et al. August 4, 2	2015-08-04
Signal path and method of manufacturing a multiple-patterned semiconductor device Grant 9,099,462 - Allen , et al. August 4, 2	2015-08-04
Semiconductor device channels Grant 9,099,471 - Allen , et al. August 4, 2	2015-08-04
Implementing gate within a gate utilizing replacement metal gate process Grant 9,093,421 - Erickson , et al. July 28, 2	2015-07-28
Signal path and method of manufacturing a multiple-patterned semiconductor device Grant 9,093,451 - Allen , et al. July 28, 2	2015-07-28
Implementing Buried Fet Below And Beside Finfet On Bulk Substrate App 20150206878 - Erickson; Karl R. ; et al.	2015-07-23
Method of making semiconductor device with distinct multiple-patterned conductive tracks on a same level Grant 9,087,879 - Allen , et al. July 21, 2	2015-07-21
Signal path of a multiple-patterned semiconductor device Grant 9,082,624 - Allen , et al. July 14, 2	2015-07-14
Semiconductor device channels Grant 9,076,848 - Allen , et al. July 7, 2	2015-07-07
Semiconductor device channels Grant 9,070,751 - Allen , et al. June 30, 2	2015-06-30
Method of implementing buried FET below and beside FinFET on bulk substrate Grant 9,059,307 - Erickson , et al. June 16, 2	2015-06-16
Implementing buried FET below and beside FinFET on bulk substrate Grant 9,059,020 - Erickson , et al. June 16, 2	2015-06-16
Semiconductor Chip With Power Gating Through Silicon Vias App 20150162266 - Erickson; Karl R. ; et al.	2015-06-11
Method Of Implementing Buried Fet Below And Beside Finfet On Bulk Substrate App 20150155206 - Erickson; Karl R. ; et al.	2015-06-04
Implementing Buried Fet Below And Beside Finfet On Bulk Substrate App 20150155280 - Erickson; Karl R. ; et al.	2015-06-04
Interdigitated finFETs Grant 9,048,123 - Erickson , et al. June 2, 2	2015-06-02
Implementing Buried Fet Utilizing Drain Of Finfet As Gate Of Buried Fet App 20150145047 - Erickson; Karl R. ; et al.	2015-05-28
Semiconductor chip with power gating through silicon vias Grant 9,040,406 - Erickson , et al. May 26, 2	2015-05-26
Signal Transmission Reducing Coupling Caused Delay Variation App 20150127879 - Allen; David H. ; et al.	2015-05-07
FinFET with body contact Grant 9,024,387 - Erickson , et al. May 5, 2	2015-05-05
Signal path of a multiple-patterned semiconductor device Grant 9,021,407 - Allen , et al. April 28, 2	2015-04-28
Interdigitated Finfets App 20150076615 - Erickson; Karl R. ; et al.	2015-03-19
Capacitor backup for SRAM Grant 8,953,365 - Erickson , et al. February 10, 2	2015-02-10
Multiple-patterned Semiconductor Device App 20150008585 - Allen; David H. ; et al.	2015-01-08
Multiple-patterned Semiconductor Device App 20150011023 - Allen; David H. ; et al.	2015-01-08
Precision IC resistor fabrication Grant 8,921,199 - Erickson , et al. December 30, 2	2014-12-30
Precision IC resistor fabrication Grant 08921199 -	2014-12-30
Capacitor Backup For Sram App 20140362635 - Erickson; Karl R. ; et al.	2014-12-11
Capacitor Backup For Sram App 20140362636 - Erickson; Karl R. ; et al.	2014-12-11
Implementing enhanced power supply distribution and decoupling utilizing TSV exclusion zone Grant 8,895,436 - Erickson , et al. November 25, 2	2014-11-25
Soft error detection Grant 8,890,083 - Paone , et al. November 18, 2	2014-11-18
Semiconductor Device Channels App 20140264889 - Allen; David H. ; et al.	2014-09-18
Semiconductor Chip With Power Gating Through Silicon Vias App 20140264332 - Erickson; Karl R. ; et al.	2014-09-18
Multiple-patterned Semiconductor Device Channels App 20140264943 - Allen; David H. ; et al.	2014-09-18
Semiconductor Device Channels App 20140273439 - Allen; David H. ; et al.	2014-09-18
Multiple-patterned Semiconductor Device Channels App 20140273444 - Allen; David H. ; et al.	2014-09-18
Semiconductor Device Channels App 20140273440 - Allen; David H. ; et al.	2014-09-18
Semiconductor Device Channels App 20140264942 - Allen; David H. ; et al.	2014-09-18
Field-effect transistor and method of creating same Grant 8,823,090 - Bartley , et al. September 2, 2	2014-09-02
Independently voltage controlled volume of silicon on a silicon on insulator chip Grant 8,816,470 - Erickson , et al. August 26, 2	2014-08-26
Method for implementing deep trench enabled high current capable bipolar transistor for current switching and output driver applications Grant 8,809,156 - Allen , et al. August 19, 2	2014-08-19
Method For Implementing Deep Trench Enabled High Current Capable Bipolar Transistor For Current Switching And Output Driver Applications App 20140210051 - Allen; David H. ; et al.	2014-07-31
Signal Path And Method Of Manufacturing A Multiple-patterned Semiconductor Device App 20140183603 - Allen; David H. ; et al.	2014-07-03
Signal Path Of A Multiple-patterned Semiconductor Device App 20140184320 - Allen; David H. ; et al.	2014-07-03
Signal Path And Method Of Manufacturing A Multiple-patterned Semiconductor Device App 20140183659 - Allen; David H. ; et al.	2014-07-03
Gateless Finfet App 20140183640 - Erickson; Karl R. ; et al.	2014-07-03
Signal Path And Method Of Manufacturing A Multiple-patterned Semiconductor Device App 20140189615 - Allen; David H. ; et al.	2014-07-03
Signal Path Of A Multiple-patterned Semiconductor Device App 20140184321 - Allen; David H. ; et al.	2014-07-03
Semiconductor chip with power gating through silicon vias Grant 8,754,499 - Erickson , et al. June 17, 2	2014-06-17
Implementing Enhanced Power Supply Distribution And Decoupling Utilizing Tsv Exclusion Zone App 20140151896 - Erickson; Karl R. ; et al.	2014-06-05
Implementing semiconductor soc with metal via gate node high performance stacked transistors Grant 8,735,975 - Erickson , et al. May 27, 2	2014-05-27
Integrated Decoupling Capacitor Utilizing Through-silicon Via App 20140124943 - Behrends; Derick G. ; et al.	2014-05-08
Integrated Decoupling Capacitor Utilizing Through-silicon Via App 20140127875 - Behrends; Derick G. ; et al.	2014-05-08
Implementing semiconductor signal-capable capacitors with deep trench and TSV technologies Grant 8,642,456 - Bartley , et al. February 4, 2	2014-02-04
Enhanced thin film field effect transistor integration into back end of line Grant 08617939 -	2013-12-31
Enhanced thin film field effect transistor integration into back end of line Grant 8,617,939 - Erickson , et al. December 31, 2	2013-12-31
Implementing Gate Within A Gate Utilizing Replacement Metal Gate Process App 20130341720 - Erickson; Karl R. ; et al.	2013-12-26
Implementing Isolated Silicon Regions In Silicon-on-insulator (soi) Wafers Using Bonded-wafer Technique App 20130328159 - Erickson; Karl R. ; et al.	2013-12-12
Soft Error Detection App 20130313441 - Paone; Phil C. ; et al.	2013-11-28
Deep trench embedded gate transistor Grant 8,592,921 - Erickson , et al. November 26, 2	2013-11-26
Implementing Edram Stacked Fet Structure App 20130292755 - Erickson; Karl R. ; et al.	2013-11-07
Implementing vertical signal repeater transistors utilizing wire vias as gate nodes Grant 8,575,613 - Erickson , et al. November 5, 2	2013-11-05
Efficiency of static core turn-off in a system-on-a-chip with variation Grant 8,571,847 - Cher , et al. October 29, 2	2013-10-29
Implementing Semiconductor Signal-Capable Capacitors with Deep Trench and TSV Technologies App 20130277798 - Bartley; Gerald K. ; et al.	2013-10-24
Utilizing Gate Phases For Circuit Tuning App 20130263075 - Erickson; Karl R. ; et al.	2013-10-03
Reliability and performance of a system-on-a-chip by predictive wear-out based activation of functional components Grant 8,549,363 - Cher , et al. October 1, 2	2013-10-01
Utilizing gate phases for circuit tuning Grant 8,539,425 - Erickson , et al. September 17, 2	2013-09-17
Mask alignment, rotation and bias monitor utilizing threshold voltage dependence Grant 8,531,203 - Christensen , et al. September 10, 2	2013-09-10
eDRAM having dynamic retention and performance tradeoff Grant 8,525,245 - Erickson , et al. September 3, 2	2013-09-03
Implementing integrated circuit mixed double density and high performance wire structure Grant 8,513,815 - Aipperspach , et al. August 20, 2	2013-08-20
Vertically stacked FETs with series bipolar junction transistor Grant 8,492,220 - Erickson , et al. July 23, 2	2013-07-23
Through silicon via direct FET signal gating Grant 8,492,903 - Bartley , et al. July 23, 2	2013-07-23
Implementing eFuse circuit with enhanced eFuse blow operation Grant 8,492,207 - Erickson , et al. July 23, 2	2013-07-23
Power domain controller with gated through silicon via having FET with horizontal channel Grant 8,466,024 - Bartley , et al. June 18, 2	2013-06-18
Deep Trench Embedded Gate Transistor App 20130146992 - Erickson; Karl R. ; et al.	2013-06-13
Implementing temporary disable function of protected circuitry by modulating threshold voltage of timing sensitive circuit Grant 8,456,187 - Erickson , et al. June 4, 2	2013-06-04
Implementing Semiconductor Soc With Metal Via Gate Node High Performance Stacked Transistors App 20130126881 - Erickson; Karl R. ; et al.	2013-05-23
Implementing semiconductor SoC with metal via gate node high performance stacked transistors Grant 8,435,851 - Erickson , et al. May 7, 2	2013-05-07
Implementing Vertical Signal Repeater Transistors Utilizing Wire Vias As Gate Nodes App 20130082268 - Erickson; Karl R. ; et al.	2013-04-04
Implementing vertical signal repeater transistors utilizing wire vias as gate nodes Grant 8,395,186 - Erickson , et al. March 12, 2	2013-03-12
Implementing hacking detection and block function at indeterminate times with priorities and limits Grant 8,384,414 - Erickson , et al. February 26, 2	2013-02-26
Structure Having Three Independent Finfet Transistors App 20130043544 - Erickson; Karl R. ; et al.	2013-02-21
Implementing Integrated Circuit Mixed Double Density And High Performance Wire Structure App 20130020712 - Aipperspach; Anthony G. ; et al.	2013-01-24
Through Silicon Via Direct Fet Signal Gating App 20130001676 - BARTLEY; GERALD K. ; et al.	2013-01-03
eDRAM HAVING DYNAMIC RETENTION AND PERFORMANCE TRADEOFF App 20120267697 - Erickson; Karl R. ; et al.	2012-10-25
IMPLEMENTING eFUSE CIRCUIT WITH ENHANCED eFUSE BLOW OPERATION App 20120268195 - Erickson; Karl R. ; et al.	2012-10-25
Implementing Temporary Disable Function Of Protected Circuitry By Modulating Threshold Voltage Of Timing Sensitive Circuit App 20120268160 - Erickson; Karl R. ; et al.	2012-10-25
Independently Voltage Controlled Volume Of Silicon On A Silicon On Insulator Chip App 20120267752 - Erickson; Karl R. ; et al.	2012-10-25
Implementing Hacking Detection And Block Function At Indeterminate Times With Priorities And Limits App 20120216301 - Erickson; Karl R. ; et al.	2012-08-23
Field-effect Transistor And Method Of Creating Same App 20120211829 - Bartley; Gerald K. ; et al.	2012-08-23
Implementing Semiconductor Soc With Metal Via Gate Node High Performance Stacked Transistors App 20120175626 - Erickson; Karl R. ; et al.	2012-07-12
Implementing Vertical Signal Repeater Transistors Utilizing Wire Vias As Gate Nodes App 20120175624 - Erickson; Karl R. ; et al.	2012-07-12
Resistance sensing for defeating microchip exploitation Grant 8,214,657 - Bartley , et al. July 3, 2	2012-07-03
Power Domain Controller With Gated Through Silicon Via Having FET With Horizontal Channel App 20120146711 - Bartley; Gerald K. ; et al.	2012-06-14
Enhanced Thin Film Field Effect Transistor Integration into Back End of Line App 20120126330 - Erickson; Karl R. ; et al.	2012-05-24
Doped implant monitoring for microchip tamper detection Grant 8,172,140 - Bartley , et al. May 8, 2	2012-05-08
Method for creating 3-D single gate inverter Grant 8,114,747 - Paone , et al. February 14, 2	2012-02-14
Vertically Stacked FETs With Series Bipolar Junction Transistor App 20120032274 - Erickson; Karl R. ; et al.	2012-02-09
Bias temperature instability-influenced storage cell Grant 8,107,309 - Dewanz , et al. January 31, 2	2012-01-31
Mask Alignment, Rotation and Bias Monitor Utilizing Threshold Voltage Dependence App 20110304350 - Christensen; Todd A. ; et al.	2011-12-15
Vertical Stacking of Field Effect Transistor Structures for Logic Gates App 20110298052 - Erickson; Karl R. ; et al.	2011-12-08
Reliability And Performance Of A System-on-a-chip By Predictive Wear-out Based Activation Of Functional Components App 20110173432 - Cher; Chen-Yong ; et al.	2011-07-14
Efficiency Of Static Core Turn-off In A System-on-a-chip With Variation App 20110172984 - Cher; Chen-Yong ; et al.	2011-07-14
3-D Single Gate Inverter App 20110059583 - Paone; Phil Christopher Felice ; et al.	2011-03-10
Bias Temperature Instability-Influenced Storage Cell App 20110013445 - Dewanz; Douglas M. ; et al.	2011-01-20
3-D single gate inverter Grant 7,868,391 - Paone , et al. January 11, 2	2011-01-11
3-d Single Gate Inverter App 20100308413 - Paone; Phil Christopher Felice ; et al.	2010-12-09
False connection for defeating microchip exploitation Grant 7,701,244 - Bartley , et al. April 20, 2	2010-04-20
Doped Implant Monitoring for Microchip Tamper Detection App 20100025479 - Bartley; Gerald K ; et al.	2010-02-04
Interdependent Microchip Functionality for Defeating Exploitation Attempts App 20100026337 - Bartley; Gerald K. ; et al.	2010-02-04
False Connection For Defeating Microchip Exploitation App 20100026336 - Bartley; Gerald K. ; et al.	2010-02-04
Resistance Sensing for Defeating Microchip Exploitation App 20100026326 - Bartley; Gerald K. ; et al.	2010-02-04
Method for correcting for asymmetry of threshold voltage shifts Grant 7,541,829 - Bolam , et al. June 2, 2	2009-06-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.