Trademark applications and grants for Sequence Design Inc. Sequence Design Inc has 31 trademark applications. The latest application filed is for "POWERCANVAS"
Patent Application | Date |
---|---|
AUTOMATIC VOLTAGE DROP OPTIMIZATION 20080098335 - 11/551149 Allen; David L. ;   et al. | 2008-04-24 |
Design method and architecture for power gate switch placement and interconnection using tapless libraries 20070168899 - 11/331913 Frenkil; Gerald L. | 2007-07-19 |
Automatic extension of clock gating technique to fine-grained power gating 20070024318 - 11/193149 Mamidipaka; Mahesh | 2007-02-01 |
Current scheduling system and method for optimizing multi-threshold CMOS designs 20050138588 - 10/739659 Frenkil, Gerald L. | 2005-06-23 |
Circuit optimization for minimum path timing violations 20040088664 - 10/627933 Srinivasan, Adi | 2004-05-06 |
SEC | 0001161260 | SEQUENCE DESIGN INC |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.