Schaffroth; Thilo

Patent Applications and Registrations

Patent applications and USPTO patent grants for Schaffroth; Thilo.The latest application filed is for "multi-port dram architecture".

Company Profile

0.11.11

Schaffroth; Thilo - Rohrmoos N/A DE
Schaffroth; Thilo - Roehrmoos DE
Schaffroth; Thilo - Rohromoos DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Multi-port DRAM architecture for accessing different memory partitions Grant 8,914,589 - Gregorius , et al. December 16, 2	2014-12-16
Method and system including plural memory controllers and a memory access control bus for accessing a memory device Grant 8,495,310 - Gregorius , et al. July 23, 2	2013-07-23
Semiconductor device chip, semiconductor device system, and method Grant 7,728,648 - Minzoni , et al. June 1, 2	2010-06-01
Multi Master Dram Architecture App 20100077157 - Gregorius; Peter ; et al.	2010-03-25
Multi-port Dram Architecture App 20100077139 - GREGORIUS; PETER ; et al.	2010-03-25
Semiconductor Device Chip, Semiconductor Device System, And Method App 20080197915 - Minzoni; Alessandro ; et al.	2008-08-21
Integrated Semiconductor Memory with Refreshing of Memory Cells App 20070247944 - Fischer; Frank ; et al.	2007-10-25
System for testing an integrated circuit using multiple test modes Grant 7,165,198 - Kaiser , et al. January 16, 2	2007-01-16
Evaluation circuit for a DRAM Grant 6,754,110 - Beer , et al. June 22, 2	2004-06-22
Method and semiconductor component having a device for determining an internal voltage Grant 6,734,695 - Schaffroth , et al. May 11, 2	2004-05-11
Integrated circuit having a self-test device Grant 6,675,322 - Schaffroth , et al. January 6, 2	2004-01-06
Integrated circuit having a timing circuit, and method for adjustment of an output signal from the timing circuit Grant 6,628,156 - Kaiser , et al. September 30, 2	2003-09-30
Configuration for fuse initialization Grant 6,603,699 - Fischer , et al. August 5, 2	2003-08-05
System for testing an integrated circuit App 20030028824 - Kaiser, Robert ; et al.	2003-02-06
Evaluation circuit for a DRAM App 20030007391 - Beer, Peter ; et al.	2003-01-09
Circuit configuration for generating sense amplifier control signals App 20020075741 - Chrissostomidis, Ioannis ; et al.	2002-06-20
Configuration for fuse initialization App 20020044492 - Fischer, Helmut ; et al.	2002-04-18
Integrated circuit having a timing circuit, and method for adjustment of an output signal from the timing circuit App 20020027462 - Kaiser, Robert ; et al.	2002-03-07
Semiconductor circuit configuration App 20010050416 - Kaiser, Robert ; et al.	2001-12-13
Method for testing a multiplicity of word lines of a semiconductor memory configuration App 20010048621 - Brass, Eckhard ; et al.	2001-12-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.