loadpatents
name:-0.008432149887085
name:-0.018887996673584
name:-0.0025959014892578
Robins; Scott T. Patent Filings

Robins; Scott T.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Robins; Scott T..The latest application filed is for "gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors".

Company Profile
0.8.6
  • Robins; Scott T. - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors
Grant 10,886,273 - Gupta , et al. January 5, 2
2021-01-05
Gated Bipolar Junction Transistors, Memory Arrays, and Methods of Forming Gated Bipolar Junction Transistors
App 20190296016 - Gupta; Rajesh N. ;   et al.
2019-09-26
Gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors
Grant 10,373,956 - Gupta , et al.
2019-08-06
Thyristors, methods of programming thyristors, and methods of forming thyristors
Grant 9,691,465 - Nemati , et al. June 27, 2
2017-06-27
Thyristors
Grant 9,361,966 - Nemati , et al. June 7, 2
2016-06-07
Thyristors, Methods of Programming Thyristors, and Methods of Forming Thyristors
App 20160078917 - Nemati; Farid ;   et al.
2016-03-17
Gated Bipolar Junction Transistors, Memory Arrays, and Methods of Forming Gated Bipolar Junction Transistors
App 20150155283 - Gupta; Rajesh N. ;   et al.
2015-06-04
Gated bipolar junction transistors
Grant 8,952,418 - Gupta , et al. February 10, 2
2015-02-10
Thyristors
App 20130314986 - Nemati; Farid ;   et al.
2013-11-28
Thyristors
Grant 8,519,431 - Nemati , et al. August 27, 2
2013-08-27
Thyristors, Methods of Programming Thyristors, and Methods of Forming Thyristors
App 20120228629 - Nemati; Farid ;   et al.
2012-09-13
Gated Bipolar Junction Transistors, Memory Arrays, and Methods of Forming Gated Bipolar Junction Transistors
App 20120223369 - Gupta; Rajesh N. ;   et al.
2012-09-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed