loadpatents
name:-0.044270038604736
name:-0.014106035232544
name:-0.081408023834229
Ramaswamy; Rahul Patent Filings

Ramaswamy; Rahul

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ramaswamy; Rahul.The latest application filed is for "iii-n transistors with integrated linearization devices".

Company Profile
41.17.51
  • Ramaswamy; Rahul - Portland OR
  • Ramaswamy; Rahul - Hillsboro OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Transmission line structures for III-N devices
Grant 11,450,617 - Then , et al. September 20, 2
2022-09-20
Gate-all-around integrated circuit structures having dual nanoribbon channel structures
Grant 11,437,483 - Trivedi , et al. September 6, 2
2022-09-06
III-N tunnel device architectures and high frequency mixers employing a III-N tunnel device
Grant 11,387,328 - Ramaswamy , et al. July 12, 2
2022-07-12
Iii-n Transistors With Integrated Linearization Devices
App 20220068910 - Then; Han Wui ;   et al.
2022-03-03
Integrated Fuse In Self-aligned Gate Endcap For Finfet Architectures And Methods Of Fabrication
App 20220059552 - Ashtekar; Sumit ;   et al.
2022-02-24
Self-aligned Front-end Charge Trap Flash Memory Cell And Capacitor Design For Integrated High-density Scaled Devices
App 20210399002 - TRIVEDI; Tanuj ;   et al.
2021-12-23
Multi voltage threshold transistors through process and design-induced multiple work functions
Grant 11,121,040 - Lee , et al. September 14, 2
2021-09-14
Gate-all-around Integrated Circuit Structures Having Dual Nanoribbon Channel Structures
App 20210280683 - TRIVEDI; Tanuj ;   et al.
2021-09-09
Gate-all-around Integrated Circuit Structures Having Depopulated Channel Structures
App 20210257452 - TRIVEDI; Tanuj ;   et al.
2021-08-19
Gate-all-around Integrated Circuit Structures Having Depopulated Channel Structures
App 20210257453 - TRIVEDI; Tanuj ;   et al.
2021-08-19
Gate-all-around integrated circuit structures having depopulated channel structures
Grant 11,094,782 - Trivedi , et al. August 17, 2
2021-08-17
Hybrid finfet structure with bulk source/drain regions
Grant 11,075,286 - Jan , et al. July 27, 2
2021-07-27
Strain Based Performance Enhancement Using Selective Metal Oxidation Inside Gate
App 20210193844 - RAMASWAMY; Rahul ;   et al.
2021-06-24
Co-integrated High Performance Nanoribbon Transistors With High Voltage Thick Gate Finfet Devices
App 20210184051 - TRIVEDI; Tanuj ;   et al.
2021-06-17
High Voltage Extended-drain Mos (edmos) Nanowire Transistors
App 20210184032 - NIDHI; Nidhi ;   et al.
2021-06-17
Nanoribbon Thick Gate Devices With Differential Ribbon Spacing And Width For Soc Applications
App 20210184001 - TRIVEDI; Tanuj ;   et al.
2021-06-17
Esd Diode Solution For Nanoribbon Architectures
App 20210183850 - NIDHI; Nidhi ;   et al.
2021-06-17
Nanoribbon Thick Gate Device With Hybrid Dielectric Tuning For High Breakdown And Vt Modulation
App 20210183857 - HAFEZ; Walid M. ;   et al.
2021-06-17
High Voltage Ultra-low Power Thick Gate Nanoribbon Transistors For Soc Applications
App 20210184045 - RAMASWAMY; Rahul ;   et al.
2021-06-17
Single Gated 3d Nanowire Inverter For High Density Thick Gate Soc Applications
App 20210184000 - RAMASWAMY; Rahul ;   et al.
2021-06-17
Resistor between gates in self-aligned gate edge architecture
Grant 10,964,690 - Olac-Vaw , et al. March 30, 2
2021-03-30
Fin-based thin film resistor
Grant 10,930,729 - Jan , et al. February 23, 2
2021-02-23
Co-integration Of Extended-drain And Self-aligned Iii-n Transistors On A Single Die
App 20200395358 - Radosavljevic; Marko ;   et al.
2020-12-17
FINFET based junctionless wrap around structure
Grant 10,854,757 - Ramaswamy , et al. December 1, 2
2020-12-01
Enhancement-depletion Cascode Arrangements For Enhancement Mode Iii-n Transistors
App 20200373297 - Nidhi; Nidhi ;   et al.
2020-11-26
Iii-n Transistor Arrangements For Reducing Nonlinearity Of Off-state Capacitance
App 20200373421 - Nidhi; Nidhi ;   et al.
2020-11-26
Integration of Si-based transistors with non-Si technologies by semiconductor regrowth over an insulator material
App 20200335526 - Nidhi; Nidhi ;   et al.
2020-10-22
Charge-induced Threshold Voltage Tuning In Iii-n Transistors
App 20200335590 - Nidhi; Nidhi ;   et al.
2020-10-22
Schemes For Reducing Off-state Capacitance In Iii-n Transistor Arrangements
App 20200335592 - Ramaswamy; Rahul ;   et al.
2020-10-22
Monolithic splitter using re-entrant poly silicon waveguides
Grant 10,811,751 - Ramaswamy , et al. October 20, 2
2020-10-20
Iii-n Transistors Integrated With Thin-film Transistors Having Graded Dopant Concentrations And/or Composite Gate Dielectrics
App 20200312961 - Then; Han Wui ;   et al.
2020-10-01
Integration Of Passive Components In Iii-n Devices
App 20200303371 - Nidhi; Nidhi ;   et al.
2020-09-24
Transmission line structures for III-N devices
App 20200294932 - Then; Han Wui ;   et al.
2020-09-17
III-N transistors with local stressors for threshold voltage control
App 20200295172 - Dasgupta; Sansaptak ;   et al.
2020-09-17
Planar Transistors With Wrap-around Gates And Wrap-around Source And Drain Contacts
App 20200279932 - Nidhi; Nidhi ;   et al.
2020-09-03
MOS antifuse with void-accelerated breakdown
Grant 10,763,209 - Olac-Vaw , et al. Sep
2020-09-01
Transmission lines using bending fins from local stress
Grant 10,761,264 - Ramaswamy , et al. Sep
2020-09-01
Integration Of Iii-n Transistors And Non-iii-n Transistors By Semiconductor Regrowth
App 20200273860 - Dasgupta; Sansaptak ;   et al.
2020-08-27
Depletion mode gate in ultrathin FINFET based architecture
Grant 10,756,210 - Jan , et al. A
2020-08-25
Transistors With Backside Field Plate Structures
App 20200266291 - Rode; Johann Christian ;   et al.
2020-08-20
Integration Of Iii-n Transistors And Polysilicon Resistors
App 20200227407 - Radosavljevic; Marko ;   et al.
2020-07-16
Transistors With Ion- Or Fixed Charge-based Field Plate Structures
App 20200219986 - Then; Han Wui ;   et al.
2020-07-09
Maskless Process For Fabricating Gate Structures And Schottky Diodes
App 20200219772 - RAMASWAMY; RAHUL ;   et al.
2020-07-09
Superlattice Finfet With Tunable Drive Current Capability
App 20200203484 - NIDHI; Nidhi ;   et al.
2020-06-25
Cap Layer On A Polarization Layer To Preserve Channel Sheet Resistance
App 20200194552 - DASGUPTA; Sansaptak ;   et al.
2020-06-18
E-d Mode 2deg Fet With Gate Spacer To Locally Tune Vt And Improve Breakdown
App 20200194575 - RAMASWAMY; Rahul ;   et al.
2020-06-18
Antenna Gate Field Plate On 2deg Planar Fet
App 20200194578 - RAMASWAMY; Rahul ;   et al.
2020-06-18
Transistor Gate Structure With Hybrid Stacks Of Dielectric Material
App 20200176582 - Rode; Johann C. ;   et al.
2020-06-04
Iii-n Tunnel Device Architectures & High Frequency Mixers Employing A Iii-n Tunnel Device
App 20200105881 - Ramaswamy; Rahul ;   et al.
2020-04-02
Depletion Mode Gate In Ultrathin Finfet Based Architecture
App 20200066907 - JAN; Chia-Hong ;   et al.
2020-02-27
Resistor Between Gates In Self-aligned Gate Edge Architecture
App 20200043914 - OLAC-VAW; ROMAN W. ;   et al.
2020-02-06
Monolithic Splitter Using Re-entrant Poly Silicon Waveguides
App 20190356032 - RAMASWAMY; Rahul ;   et al.
2019-11-21
Work Function Material Recess For Threshold Voltage Tuning In Finfets
App 20190348516 - Ramaswamy; Rahul ;   et al.
2019-11-14
Multi Voltage Threshold Transistors Through Process And Design-induced Multiple Work Functions
App 20190304840 - LEE; Chen-Guan ;   et al.
2019-10-03
Transmission Lines Using Bending Fins From Local Stress
App 20190278022 - RAMASWAMY; Rahul ;   et al.
2019-09-12
Finfet Based Junctionless Wrap Around Structure
App 20190245098 - RAMASWAMY; Rahul ;   et al.
2019-08-08
Hybrid Finfet Structure With Bulk Source/drain Regions
App 20190237564 - JAN; Chia-Hong ;   et al.
2019-08-01
Fin-based Thin Film Resistor
App 20190206980 - JAN; Chia-Hong ;   et al.
2019-07-04
Non-linear Fin-based Devices
App 20190097057 - Dias; Neville L. ;   et al.
2019-03-28
Transistor gate metal with laterally graduated work function
Grant 10,192,969 - Jan , et al. Ja
2019-01-29
Non-linear fin-based devices
Grant 10,164,115 - Dias , et al. Dec
2018-12-25
Multi-gate transistor with variably sized fin
Grant 9,947,585 - Nidhi , et al. April 17, 2
2018-04-17
Low leakage non-planar access transistor for embedded dynamic random access memory (eDRAM)
Grant 9,741,721 - Park , et al. August 22, 2
2017-08-22
Transistor Gate Metal With Laterally Graduated Work Function
App 20170207312 - Jan; Chia-Hong ;   et al.
2017-07-20
Mos Antifuse With Void-accelerated Breakdown
App 20170162503 - OLAC-VAW; Roman ;   et al.
2017-06-08
Multi-gate Transistor With Variably Sized Fin
App 20170103923 - NIDHI; NIDHI ;   et al.
2017-04-13
Non-linear Fin-based Devices
App 20170098709 - DIAS; NEVILLE L. ;   et al.
2017-04-06
Low Leakage Non-Planar Access Transistor for Embedded Dynamic Random Access Memory (eDRAM)
App 20160197082 - PARK; JOODONG ;   et al.
2016-07-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed