Rahman; Arifur

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rahman; Arifur.The latest application filed is for "integrated circuit device with embedded programmable logic".

Company Profile

14.114.40

Rahman; Arifur - San Jose CA
Rahman; Arifur - Cleveland OH
Rahman; Arifur - Santa Clara CA US
Rahman; Arifur - Freemont CA
Rahman; Arifur - Fremont CA
Rahman; Arifur - Yonkers NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques for accelerating memory access operations Grant 11,422,954 - Pelt , et al. August 23, 2	2022-08-23
Integrated Circuit Device With Embedded Programmable Logic App 20220214982 - Rahman; Arifur ; et al.	2022-07-07
Scalable 2.5d Interface Circuitry App 20220121616 - Teh; Chee Hak ; et al.	2022-04-21
Integrated circuit device with embedded programmable logic Grant 11,281,605 - Rahman , et al. March 22, 2	2022-03-22
Scalable 2.5D interface circuitry Grant 11,226,925 - Teh , et al. January 18, 2	2022-01-18
Scalable 2.5D interface circuitry Grant 11,194,757 - Teh , et al. December 7, 2	2021-12-07
Scalable 2.5D interface circuitry Grant 11,157,440 - Teh , et al. October 26, 2	2021-10-26
Integrated Circuit Device With Embedded Programmable Logic App 20210103534 - Rahman; Arifur ; et al.	2021-04-08
Scalable 2.5d Interface Circuitry App 20210011878 - Teh; Chee Hak ; et al.	2021-01-14
Integrated circuit device with embedded programmable logic Grant 10,719,460 - Rahman , et al.	2020-07-21
Scalable 2.5d Interface Circuitry App 20200226094 - Teh; Chee Hak ; et al.	2020-07-16
Programmable integrated circuits with in-operation reconfiguration capability Grant 10,591,544 - How , et al.	2020-03-17
Scalable 2.5d Interface Circuitry App 20200073851 - Teh; Chee Hak ; et al.	2020-03-05
Multilayer Cellular Membranes For Filtration Applications App 20190388815 - Baer; Eric ; et al.	2019-12-26
Integrated circuit package with enhanced cooling structure Grant 10,504,819 - Gutala , et al. Dec	2019-12-10
Methods and apparatus for controlling interface circuitry Grant 10,482,060 - Teh , et al. Nov	2019-11-19
Integrated Circuit Device With Embedded Programmable Logic App 20190303317 - Rahman; Arifur ; et al.	2019-10-03
Integrated circuit device with embedded programmable logic Grant 10,296,474 - Rahman , et al.	2019-05-21
Circuitry With Adaptive Memory Assistance Capabilities App 20190042306 - Pelt; Robert L. ; et al.	2019-02-07
Techniques For Accelerating Memory Access Operations App 20190042494 - Pelt; Robert ; et al.	2019-02-07
Programmable Integrated Circuits With In-operation Reconfiguration Capability App 20190018063 - How; Dana ; et al.	2019-01-17
Using floating gate field effect transistors for chemical and/or biological sensing Grant 10,132,773 - Levon , et al. November 20, 2	2018-11-20
Mixed redundancy scheme for inter-die interconnects in a multichip package Grant 10,082,541 - How , et al. September 25, 2	2018-09-25
Scalable 2.5d Interface Circuitry App 20180239738 - Teh; Chee Hak ; et al.	2018-08-23
2.5D electronic package Grant 10,020,267 - Rahman , et al. July 10, 2	2018-07-10
Programmable Integrated Circuit With Stacked Memory Die For Storing Configuration Data App 20180143777 - Dasu; Aravind ; et al.	2018-05-24
Methods And Apparatus For Programmable Integrated Circuit Coprocessor Sector Management App 20180143860 - Dasu; Aravind ; et al.	2018-05-24
Scalable 2.5D interface circuitry Grant 9,971,733 - Teh , et al. May 15, 2	2018-05-15
Integrated circuit package with inter-die thermal spreader layers Grant 9,966,362 - Ngai , et al. May 8, 2	2018-05-08
Power line layout in integrated circuits Grant 9,935,052 - Liu , et al. April 3, 2	2018-04-03
Multilayer Cellular Membranes For Filtration Applications App 20180043291 - Baer; Eric ; et al.	2018-02-15
Scalable architecture for IP block integration Grant 9,847,783 - Teh , et al. December 19, 2	2017-12-19
Integrated Circuit Device With Embedded Programmable Logic App 20170206176 - Rahman; Arifur ; et al.	2017-07-20
Apparatus for stacked electronic circuitry and associated methods Grant 9,698,123 - Rahman , et al. July 4, 2	2017-07-04
Integrated Circuit Package With Enhanced Cooling Structure App 20170133298 - Gutala; Ravi ; et al.	2017-05-11
2.5d Electronic Package App 20170133329 - Rahman; Arifur ; et al.	2017-05-11
Multi-chip integrated circuit Grant 9,627,261 - Rahman , et al. April 18, 2	2017-04-18
Integrated circuit device with embedded programmable logic Grant 9,589,612 - Rahman , et al. March 7, 2	2017-03-07
2.5D electronic package Grant 9,583,431 - Rahman , et al. February 28, 2	2017-02-28
Mixed Redundancy Scheme For Inter-die Interconnects In A Multichip Package App 20160363626 - How; Dana ; et al.	2016-12-15
Methods And Apparatus For Testing Auxiliary Components In A Multichip Package App 20160163609 - Rahman; Arifur ; et al.	2016-06-09
Integrated circuits with backside power delivery Grant 9,331,062 - Lane , et al. May 3, 2	2016-05-03
Integrated circuit structure with inductor in silicon interposer Grant 9,330,823 - Rahman , et al. May 3, 2	2016-05-03
Integrated circuit device with embedded programmable logic Grant 9,136,842 - Rahman , et al. September 15, 2	2015-09-15
Multi-chip packages with reduced power distribution network noise Grant 9,129,935 - Chandrasekar , et al. September 8, 2	2015-09-08
Interposer with programmable power gating granularity Grant 9,059,696 - Rahman June 16, 2	2015-06-16
Integrated Circuit Device With Embedded Programmable Logic App 20150116001 - Rahman; Arifur ; et al.	2015-04-30
Method and apparatus for programmable heterogeneous integration of stacked semiconductor die Grant 8,987,868 - Rahman March 24, 2	2015-03-24
Integrated circuit package with inter-die thermal spreader layers Grant 8,941,233 - Ngai , et al. January 27, 2	2015-01-27
Method and apparatus for monitoring through-silicon vias Grant 8,933,345 - Rahman January 13, 2	2015-01-13
Method and apparatus for programmable device testing in stacked die applications Grant 8,933,447 - Rahman , et al. January 13, 2	2015-01-13
Placement, rebuffering and routing structure for PLD interface Grant 8,901,961 - Ngai , et al. December 2, 2	2014-12-02
Reducing variation in multi-die integrated circuits Grant 8,886,481 - Rahman , et al. November 11, 2	2014-11-11
Integrated circuit device with stitched interposer Grant 8,866,304 - Rahman , et al. October 21, 2	2014-10-21
Methods of manufacturing a semiconductor structure Grant 8,802,454 - Rahman , et al. August 12, 2	2014-08-12
Skewed partial column input/output floorplan Grant 8,791,573 - Liu , et al. July 29, 2	2014-07-29
Stress-aware design for integrated circuits comprising a stress inducing structure and keep out zone Grant 8,779,553 - Rahman July 15, 2	2014-07-15
Integrated Circuit Device With Stitched Interposer App 20140175666 - Rahman; Arifur ; et al.	2014-06-26
Testing die-to-die bonding and rework Grant 8,648,615 - Rahman February 11, 2	2014-02-11
Integrated circuit design using through silicon vias Grant 8,560,982 - Rahman October 15, 2	2013-10-15
Disposing underfill in an integrated circuit structure Grant 8,546,191 - Rahman October 1, 2	2013-10-01
Apparatus and methodology for testing stacked die Grant 8,415,783 - Rahman , et al. April 9, 2	2013-04-09
Apparatus For Stacked Electronic Circuitry And Associated Methods App 20130069247 - Rahman; Arifur ; et al.	2013-03-21
Through silicon via with improved reliability Grant 8,384,225 - Rahman , et al. February 26, 2	2013-02-26
Methods for implementing programmable memory controller for distributed DRAM system-in-package (SiP) Grant 8,356,138 - Kulkarni , et al. January 15, 2	2013-01-15
Integrated Circuit Design Using Through Silicon Vias App 20120331435 - Rahman; Arifur	2012-12-27
Stress-aware Design For Integrated Circuits App 20120319248 - Rahman; Arifur	2012-12-20
Method and apparatus for integrated circuit package thermo-mechanical reliability analysis Grant 8,332,803 - Rahman December 11, 2	2012-12-11
Semiconductor assembly having reduced thermal spreading resistance and methods of making same Grant 8,299,590 - Rahman October 30, 2	2012-10-30
Customizing metal pattern density in die-stacking applications Grant 8,296,689 - Rahman , et al. October 23, 2	2012-10-23
Integrated circuit package with redundant micro-bumps Grant 8,237,274 - Rahman August 7, 2	2012-08-07
Low capacitance electrical connection via Grant 8,216,936 - Rahman July 10, 2	2012-07-10
Disposing Underfill In An Integrated Circuit Structure App 20120139102 - Rahman; Arifur	2012-06-07
Through Silicon Via With Improved Reliability App 20120119374 - Rahman; Arifur ; et al.	2012-05-17
Configuration interface to stacked FPGA Grant 8,179,159 - Trimberger , et al. May 15, 2	2012-05-15
Programmable integrated circuit with voltage domains Grant 8,159,263 - Tuan , et al. April 17, 2	2012-04-17
Unified design methodology for multi-die integrated circuits Grant 8,156,456 - Rahman , et al. April 10, 2	2012-04-10
Integrated circuit with through-die via interface for die stacking and cross-track routing Grant 8,089,299 - Rahman , et al. January 3, 2	2012-01-03
Testing Die-to-die Bonding And Rework App 20110316572 - Rahman; Arifur	2011-12-29
Method and apparatus for implementing spatially programmable through die vias in an integrated circuit Grant 8,082,537 - Rahman December 20, 2	2011-12-20
Apparatus and method for testing of stacked die structure Grant 8,063,654 - Rahman , et al. November 22, 2	2011-11-22
Semiconductor devices having redundant through-die vias and methods of fabricating the same Grant 8,058,707 - Trimberger , et al. November 15, 2	2011-11-15
Multi-chip Integrated Circuit App 20110215465 - Rahman; Arifur ; et al.	2011-09-08
Semiconductor device with through substrate vias Grant 7,998,853 - Rahman August 16, 2	2011-08-16
Method of forming stacked-die integrated circuit Grant 7,989,959 - Rahman August 2, 2	2011-08-02
Configuration interface to stacked FPGA Grant 7,973,555 - Trimberger , et al. July 5, 2	2011-07-05
Method and apparatus for integrating capacitors in stacked integrated circuits Grant 7,968,375 - Rahman , et al. June 28, 2	2011-06-28
Software model for a hybrid stacked field programmable gate array Grant 7,930,661 - Trimberger , et al. April 19, 2	2011-04-19
Floating gate field effect transistors for chemical and/or biological sensing Grant 7,884,398 - Levon , et al. February 8, 2	2011-02-08
Apparatus And Method For Testing Of Stacked Die Structure App 20110012633 - Rahman; Arifur ; et al.	2011-01-20
Low cost bumping and bonding method for stacked die Grant 7,863,092 - Chaware , et al. January 4, 2	2011-01-04
Apparatus for integrating capacitors in stacked integrated circuits Grant 7,781,879 - Rahman , et al. August 24, 2	2010-08-24
Compensation for performance variation in integrated circuits Grant 7,765,511 - Perez , et al. July 27, 2	2010-07-27
Stacked die manufacturing process Grant 7,727,896 - Rahman June 1, 2	2010-06-01
Three dimensional integrated circuit and method of design Grant 7,723,207 - Alam , et al. May 25, 2	2010-05-25
Methods and apparatus for implementing a stacked memory programmable integrated circuit system in package Grant 7,701,251 - Rahman , et al. April 20, 2	2010-04-20
Semiconductor device having structures for reducing substrate noise coupled from through die vias Grant 7,701,057 - Rahman , et al. April 20, 2	2010-04-20
Apparatus for interconnecting stacked dice on a programmable integrated circuit Grant 7,619,441 - Rahman , et al. November 17, 2	2009-11-17
Method and apparatus for integrating capacitors in stacked integrated circuits Grant 7,605,458 - Rahman , et al. October 20, 2	2009-10-20
Semiconductor Assembly Having Reduced Thermal Spreading Resistance And Methods Of Making Same App 20090224400 - Rahman; Arifur	2009-09-10
Method and apparatus for leakage current reduction Grant 7,545,177 - Kao , et al. June 9, 2	2009-06-09
Floating Gate Field Effect Transistors For Chemical And/or Biological Sensing App 20090108831 - LEVON; Kalle ; et al.	2009-04-30
Integrated circuit with through-die via interface for die stacking Grant 7,518,398 - Rahman , et al. April 14, 2	2009-04-14
Using Floating Gate Field Effect Transistors For Chemical And/or Biological Sensing App 20090079414 - Levon; Kalle ; et al.	2009-03-26
Implementation of low power standby modes for integrated circuits Grant 7,498,835 - Rahman , et al. March 3, 2	2009-03-03
Hardware stack structure using programmable logic Grant 7,500,060 - Anderson , et al. March 3, 2	2009-03-03
Power gating various number of resources based on utilization levels Grant 7,490,302 - Rahman , et al. February 10, 2	2009-02-10
Circuit for and method of enabling partial reconfiguration of a device having programmable logic Grant 7,477,072 - Kao , et al. January 13, 2	2009-01-13
Structures and methods for heterogeneous low power programmable logic device Grant 7,477,073 - Tuan , et al. January 13, 2	2009-01-13
Writeable shift register lookup table in FPGA with SRAM memory cells in lookup table reprogrammed by writing after initial configuration Grant 7,463,056 - Anderson , et al. December 9, 2	2008-12-09
Floating gate field effect transistors for chemical and/or biological sensing Grant 7,462,512 - Levon , et al. December 9, 2	2008-12-09
Low-swing interconnections for field programmable gate arrays Grant 7,417,454 - Rahman , et al. August 26, 2	2008-08-26
Methods of routing low-power designs in programmable logic devices having heterogeneous routing architectures Grant 7,389,485 - Rahut , et al. June 17, 2	2008-06-17
Methods of providing performance compensation for supply voltage variations in integrated circuits Grant 7,375,546 - Rahman May 20, 2	2008-05-20
Design techniques for low leakage circuits based on delay statistics Grant 7,370,294 - Rahman May 6, 2	2008-05-06
Level-shifting pass gate multiplexer Grant 7,368,946 - Rahman , et al. May 6, 2	2008-05-06
Integrated circuit with performance compensation for process variation Grant 7,365,563 - Rahman April 29, 2	2008-04-29
Methods of providing performance compensation for process variations in integrated circuits Grant 7,362,129 - Rahman April 22, 2	2008-04-22
Three Dimensional Integrated Circuit And Method Of Design App 20080042140 - Alam; Syed M. ; et al.	2008-02-21
Three dimensional integrated circuit Grant 7,312,487 - Alam , et al. December 25, 2	2007-12-25
On-chip programmable optical crossbar switch Grant 7,310,459 - Rahman December 18, 2	2007-12-18
Three Dimensional Integrated Circuit And Method Of Design App 20070287224 - Alam; Syed M. ; et al.	2007-12-13
Low leakage power programmable multiplexers Grant 7,298,175 - Rahman November 20, 2	2007-11-20
Linear voltage regulator with dynamically selectable drivers Grant 7,218,168 - Rahman May 15, 2	2007-05-15
Three dimensional integrated circuit and method of design App 20060033110 - Alam; Syed M. ; et al.	2006-02-16
Electronic circuit with on-chip programmable terminations Grant 6,967,500 - Lin , et al. November 22, 2	2005-11-22
Floating gate field effect transistors for chemical and/or biological sensing App 20050230271 - Levon, Kalle ; et al.	2005-10-20
Programmable I/O structure for FPGAs and the like having reduced pad capacitance Grant 6,943,583 - Andrews , et al. September 13, 2	2005-09-13
Bank-based input/output buffers with multiple reference voltages Grant 6,859,066 - Rahman , et al. February 22, 2	2005-02-22
Noise reduction techniques for programmable input/output circuits Grant 6,812,869 - Rahman , et al. November 2, 2	2004-11-02
Programmable interface circuit for differential and single-ended signals Grant 6,788,101 - Rahman September 7, 2	2004-09-07
Programmable interface circuit for differential and single-ended signals App 20040160242 - Rahman, Arifur	2004-08-19
Programmable common mode termination for input/output circuits Grant 6,700,823 - Rahman , et al. March 2, 2	2004-03-02
Low voltage differential signaling systems and methods Grant 6,639,434 - Rahman October 28, 2	2003-10-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.