loadpatents
name:-0.0061419010162354
name:-0.0085549354553223
name:-0.00045299530029297
Polavarapu; Murty S. Patent Filings

Polavarapu; Murty S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Polavarapu; Murty S..The latest application filed is for "three-dimensional electronic photonic integrated circuit fabrication process".

Company Profile
0.9.6
  • Polavarapu; Murty S. - Oakston VA
  • Polavarapu; Murty S. - Vienna VA
  • Polavarapu; Murty S. - Manassas VA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Three-dimensional electronic photonic integrated circuit fabrication process
Grant 9,417,383 - Polavarapu , et al. August 16, 2
2016-08-16
Method for implementing prompt dose mitigating capacitor
Grant 9,027,226 - Polavarapu , et al. May 12, 2
2015-05-12
Three-dimensional Electronic Photonic Integrated Circuit Fabrication Process
App 20150016770 - Polavarapu; Murty S. ;   et al.
2015-01-15
Method For Implementing Prompt Dose Mitigating Capacitor
App 20140290038 - POLAVARAPU; MURTY S. ;   et al.
2014-10-02
Increasing the susceptability of an integrated circuit to ionizing radiation
Grant 6,794,733 - Brady , et al. September 21, 2
2004-09-21
Method for forming an interated resister having aligned body and contact
Grant 6,737,327 - Maimon , et al. May 18, 2
2004-05-18
Semiconductor circuit having increased susceptibility to ionizing radiation
Grant 6,665,161 - Brady , et al. December 16, 2
2003-12-16
Process for removing a silicon-containing material through use of a byproduct generated during formation of a diffusion barrier layer
Grant 6,624,067 - Polavarapu September 23, 2
2003-09-23
Process For Removing A Silicon-containing Material Through Use Of A Byproduct Generated During Formation Of A Diffusion Barrier Layer
App 20030134501 - Polavarapu, Murty S.
2003-07-17
Integrated circuit capable of operating at two different power supply voltages
Grant 6,468,860 - Polavarapu , et al. October 22, 2
2002-10-22
Integrated resistor having aligned body and contact and method for forming the same
Grant 6,455,392 - Maimon , et al. September 24, 2
2002-09-24
Integrated resistor having aligned body and contact and method for forming the same
App 20020119635 - Maimon, Jonathan ;   et al.
2002-08-29
Integrated resistor having aligned body and contact and method for forming the same
App 20020115259 - Maimon, Jonathan ;   et al.
2002-08-22
Integrated resistor having aligned body and contact and method for forming the same
App 20010030885 - Maimon, Jonathan ;   et al.
2001-10-18
Selective and anisotropic dry etching
Grant 4,734,157 - Carbaugh , et al. March 29, 1
1988-03-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed