loadpatents
Patent applications and USPTO patent grants for PENG; Shih-Wei.The latest application filed is for "semiconductor arrangement and method of making".
Patent | Date |
---|---|
Semiconductor Arrangement And Method Of Making App 20220302255 - PENG; Shih-Wei ;   et al. | 2022-09-22 |
Semiconductor Device Layout App 20220284164 - Peng; Shih-Wei ;   et al. | 2022-09-08 |
Deep Lines And Shallow Lines In Signal Conducting Paths App 20220262719 - LAI; Wei-An ;   et al. | 2022-08-18 |
Backside Conducting Lines In Integrated Circuits App 20220254770 - LAI; Wei-An ;   et al. | 2022-08-11 |
Method For Manufacturing Semiconductor Device App 20220254688 - PENG; Shih-Wei ;   et al. | 2022-08-11 |
Semiconductor Devices And Methods Of Manufacturing Thereof App 20220238371 - Chiu; Te-Hsin ;   et al. | 2022-07-28 |
Semiconductor Devices And Methods Of Manufacturing Thereof App 20220238679 - Chiu; Te-Hsin ;   et al. | 2022-07-28 |
Diagonal Via Pattern And Method App 20220237357 - PENG; Shih-Wei ;   et al. | 2022-07-28 |
Integrated Circuit, System And Method Of Forming The Same App 20220237359 - PENG; Shih-Wei ;   et al. | 2022-07-28 |
Semiconductor Device, And Associated Method And System App 20220238443 - PENG; SHIH-WEI ;   et al. | 2022-07-28 |
Semiconductor structure and method of forming the same Grant 11,374,005 - Peng , et al. June 28, 2 | 2022-06-28 |
Integrated Circuit With Backside Power Rail And Backside Interconnect App 20220199608 - Peng; Shih-Wei ;   et al. | 2022-06-23 |
Layout designs of integrated circuits having backside routing tracks Grant 11,355,487 - Lai , et al. June 7, 2 | 2022-06-07 |
Routing-resource-improving Method Of Generating Layout Diagram, System For Same And Semiconductor Device App 20220147688 - PENG; Shih-Wei ;   et al. | 2022-05-12 |
Method Of Manufacturing A Semiconductor Device App 20220148876 - PENG; SHIH-WEI ;   et al. | 2022-05-12 |
Semiconductor device and manufacturing method thereof Grant 11,328,957 - Peng , et al. May 10, 2 | 2022-05-10 |
Integrated Circuit, System And Method Of Forming Same App 20220130968 - PENG; Shih-Wei ;   et al. | 2022-04-28 |
Semiconductor Structure And Method Of Forming The Same App 20220122971 - PENG; SHIH-WEI ;   et al. | 2022-04-21 |
Memory Device And Layout, Manufacturing Method Of The Same App 20220122993 - Chiu; Te-Hsin ;   et al. | 2022-04-21 |
Semiconductor Structure For Reducing Stray Capacitance And Method Of Forming The Same App 20220123023 - PENG; SHIH-WEI ;   et al. | 2022-04-21 |
Semiconductor device, and associated method and system Grant 11,309,247 - Peng , et al. April 19, 2 | 2022-04-19 |
Integrated Circuit, System And Method Of Forming Same App 20220115324 - CHIU; Te-Hsin ;   et al. | 2022-04-14 |
Integrated circuit cells and related methods Grant 11,302,631 - Chiu , et al. April 12, 2 | 2022-04-12 |
Integrated circuit with backside power rail and backside interconnect Grant 11,296,070 - Peng , et al. April 5, 2 | 2022-04-05 |
Removable fan flapper design Grant 11,297,733 - Chang , et al. April 5, 2 | 2022-04-05 |
Integrated Circuit App 20220102278 - PENG; Shih-Wei ;   et al. | 2022-03-31 |
Removable Fan Flapper Design App 20220071052 - CHANG; Chun ;   et al. | 2022-03-03 |
Method of manufacturing a semiconductor device, and associated semiconductor device and system Grant 11,257,670 - Peng , et al. February 22, 2 | 2022-02-22 |
Semiconductor Devices With Backside Power Distribution Network And Frontside Through Silicon Via App 20220045011 - Sio; Kam-Tou ;   et al. | 2022-02-10 |
Integrated Circuit Cells And Related Methods App 20220037252 - CHIU; TE-HSIN ;   et al. | 2022-02-03 |
Routing-resource-improving method of generating layout diagram and system for same Grant 11,232,248 - Peng , et al. January 25, 2 | 2022-01-25 |
Layout Designs Of Integrated Circuits Having Backside Routing Tracks App 20220020738 - LAI; Wei-An ;   et al. | 2022-01-20 |
Mixed Poly Pitch Design Solution for Power Trim App 20220012399 - Peng; Shih-Wei ;   et al. | 2022-01-13 |
Semiconductor structure having buried power rail disposed between two fins and method of making the same Grant 11,217,528 - Peng , et al. January 4, 2 | 2022-01-04 |
Metal Patterning For Internal Cell Routing App 20210398903 - Peng; Shih-Wei ;   et al. | 2021-12-23 |
Integrated Circuit With Backside Power Rail And Backside Interconnect App 20210391318 - Peng; Shih-Wei ;   et al. | 2021-12-16 |
Integrated Circuit And Method Of Manufacturing Same App 20210383054 - PENG; Shih-Wei ;   et al. | 2021-12-09 |
Advanced Node Interconnect Routing Methodology App 20210384127 - Peng; Shih-Wei ;   et al. | 2021-12-09 |
Structure And Method Of Power Supply Routing In Semiconductor Device App 20210375851 - PENG; SHIH-WEI ;   et al. | 2021-12-02 |
Semiconductor Devices with Backside Routing and Method of Forming Same App 20210375761 - Chang; Shang-Wen ;   et al. | 2021-12-02 |
Ic Device Manufacturing Method App 20210374315 - PENG; Shih-Wei ;   et al. | 2021-12-02 |
Line space, routing and patterning methodology Grant 11,171,089 - Peng , et al. November 9, 2 | 2021-11-09 |
Semiconductor Device And Method For Manufacturing The Same App 20210343698 - PENG; Shih-Wei ;   et al. | 2021-11-04 |
Integrated Circuit And Method For Forming The Same App 20210343645 - PENG; Shih-Wei ;   et al. | 2021-11-04 |
Power Distribution Structure And Method App 20210343650 - PENG; Shih-Wei ;   et al. | 2021-11-04 |
Integrated Circuit Including Misaligned Isolation Portions App 20210334446 - PENG; Shih-Wei ;   et al. | 2021-10-28 |
Semiconductor devices with backside power distribution network and frontside through silicon via Grant 11,158,580 - Sio , et al. October 26, 2 | 2021-10-26 |
Integrated circuit and method of manufacturing the same Grant 11,159,164 - Peng , et al. October 26, 2 | 2021-10-26 |
Advanced Node Interconnect Routing Methodology App 20210313268 - Peng; Shih-Wei ;   et al. | 2021-10-07 |
Semiconductor Structure and Method of Making the Same App 20210313270 - Peng; Shih-Wei ;   et al. | 2021-10-07 |
Advanced node interconnect routing methodology Grant 11,139,245 - Peng , et al. October 5, 2 | 2021-10-05 |
Metal patterning for internal cell routing Grant 11,133,255 - Peng , et al. September 28, 2 | 2021-09-28 |
Power Structure With Power Pick-up Cell Connecting To Buried Power Rail App 20210294962 - PENG; Shih-Wei ;   et al. | 2021-09-23 |
IC layout, method, device, and system Grant 11,126,775 - Peng , et al. September 21, 2 | 2021-09-21 |
Cell Structures And Power Routing For Integrated Circuits App 20210272605 - PENG; Shih-Wei ;   et al. | 2021-09-02 |
Semiconductor Device And Manufacturing Method Thereof App 20210265217 - PENG; Shih-Wei ;   et al. | 2021-08-26 |
Integrated circuit and method of manufacturing same Grant 11,100,273 - Peng , et al. August 24, 2 | 2021-08-24 |
Method Of Manufacturing A Semiconductor Device, And Associated Semiconductor Device And System App 20210249262 - PENG; SHIH-WEI ;   et al. | 2021-08-12 |
Integrated Circuit Structure App 20210248298 - PENG; Shih-Wei ;   et al. | 2021-08-12 |
Semiconductor Device Including Combination Rows And Method And System For Generating Layout Diagram Of Same App 20210240900 - PENG; Shih-Wei ;   et al. | 2021-08-05 |
Random Cut Patterning App 20210242130 - Peng; Shih-Wei ;   et al. | 2021-08-05 |
Integrated circuit, system, and method of forming the same Grant 11,080,454 - Peng , et al. August 3, 2 | 2021-08-03 |
Semiconductor Structure, Device, And Method App 20210233990 - PENG; Shih-Wei ;   et al. | 2021-07-29 |
Method And Structure To Reduce Cell Width In Semiconductor Device App 20210225768 - PENG; SHIH-WEI ;   et al. | 2021-07-22 |
Power structure with power pick-up cell connecting to buried power rail Grant 11,055,469 - Peng , et al. July 6, 2 | 2021-07-06 |
Semiconductor device including region having both continuous regions, and method and system for generating layout diagram of same Grant 11,048,848 - Peng , et al. June 29, 2 | 2021-06-29 |
Random cut patterning Grant 11,024,580 - Peng , et al. June 1, 2 | 2021-06-01 |
Dual power structure with connection pins Grant 11,024,579 - Peng , et al. June 1, 2 | 2021-06-01 |
Semiconductor Device, And Associated Method And System App 20210134720 - PENG; SHIH-WEI ;   et al. | 2021-05-06 |
Semiconductor Devices With Backside Power Distribution Network And Frontside Through Silicon Via App 20210118805 - SIO; Kam-Tou ;   et al. | 2021-04-22 |
Integrated Circuit Layout Diagram System App 20210117606 - PENG; Shih-Wei ;   et al. | 2021-04-22 |
Semiconductor structure, device, and method Grant 10,977,417 - Peng , et al. April 13, 2 | 2021-04-13 |
System for and method of manufacturing an integrated circuit Grant 10,977,421 - Lin , et al. April 13, 2 | 2021-04-13 |
Semiconductor Device, And Associated Method And System App 20210098339 - PENG; SHIH-WEI ;   et al. | 2021-04-01 |
Double Rule Integrated Circuit Layouts For A Dual Transmission Gate App 20210098453 - PENG; Shih-Wei ;   et al. | 2021-04-01 |
Method Of Manufacturing Semiconductor Device App 20210091000 - PENG; SHIH-WEI ;   et al. | 2021-03-25 |
Semiconductor Device Including Source/drain Contact Having Height Below Gate Stack App 20210082903 - YOUNG; Charles Chew-Yuen ;   et al. | 2021-03-18 |
Integrated Circuit And Method Of Manufacturing The Same App 20210083668 - PENG; Shih-Wei ;   et al. | 2021-03-18 |
Advanced Metal Connection With Metal Cut App 20210066182 - Chen; Chih-Liang ;   et al. | 2021-03-04 |
Integrated Circuit, System, And Method Of Forming The Same App 20210064806 - PENG; Shih-Wei ;   et al. | 2021-03-04 |
Metal Rail Conductors For Non-planar Semiconductor Devices App 20210028311 - Chen; Chih-Liang ;   et al. | 2021-01-28 |
Random Cut Patterning App 20210020570 - Peng; Shih-Wei ;   et al. | 2021-01-21 |
Semiconductor Device And Method Of Forming The Semiconductor Device App 20210013086 - PENG; SHIH-WEI ;   et al. | 2021-01-14 |
Method and structure to reduce cell width in integrated circuits Grant 10,878,161 - Peng , et al. December 29, 2 | 2020-12-29 |
Metal with buried power for increased IC device density Grant 10,878,162 - Peng , et al. December 29, 2 | 2020-12-29 |
Semiconductor Device, Associated Method And Layout App 20200395298 - Peng; Shih-Wei ;   et al. | 2020-12-17 |
Double rule integrated circuit layouts for a dual transmission gate Grant 10,868,008 - Peng , et al. December 15, 2 | 2020-12-15 |
Semiconductor device, associated method and layout Grant 10,867,917 - Peng , et al. December 15, 2 | 2020-12-15 |
Inverted pitch IC structure, layout method, and system Grant 10,867,102 - Peng , et al. December 15, 2 | 2020-12-15 |
System and method for calculating cell edge leakage Grant 10,867,115 - Peng , et al. December 15, 2 | 2020-12-15 |
Power strap structure for high performance and low current density Grant 10,861,790 - Chen , et al. December 8, 2 | 2020-12-08 |
Advanced metal connection with metal cut Grant 10,847,460 - Chen , et al. November 24, 2 | 2020-11-24 |
Semiconductor device including source/drain contact having height below gate stack Grant 10,833,061 - Young , et al. November 10, 2 | 2020-11-10 |
Ic Layout, Method, Device, And System App 20200327273 - PENG; Shih-Wei ;   et al. | 2020-10-15 |
Metal rail conductors for non-planar semiconductor devices Grant 10,804,402 - Chen , et al. October 13, 2 | 2020-10-13 |
Integrated circuit and method of manufacturing the same Grant 10,784,869 - Peng , et al. Sept | 2020-09-22 |
Metal Patterning For Internal Cell Routing App 20200243447 - Peng; Shih-Wei ;   et al. | 2020-07-30 |
System For And Method Of Manufacturing An Integrated Circuit App 20200184139 - LIN; Wei-Cheng ;   et al. | 2020-06-11 |
Metal patterning for internal cell routing Grant 10,658,292 - Peng , et al. | 2020-05-19 |
Double Rule Integrated Circuit Layouts For A Dual Transmission Gate App 20200135732 - PENG; Shih-Wei ;   et al. | 2020-04-30 |
Line Space, Routing And Patterning Methodology App 20200135637 - PENG; Shih-Wei ;   et al. | 2020-04-30 |
Metal With Buried Power For Increased Ic Device Density App 20200134128 - PENG; Shih-Wei ;   et al. | 2020-04-30 |
Method And Structure To Reduce Cell Width In Integrated Circuits App 20200104445 - PENG; Shih-Wei ;   et al. | 2020-04-02 |
Semiconductor Structure, Device, And Method App 20200104460 - PENG; Shih-Wei ;   et al. | 2020-04-02 |
Routing-resource-improving Method Of Generating Layout Diagram And System For Same App 20200104447 - PENG; Shih-Wei ;   et al. | 2020-04-02 |
Integrated Circuit And Method Of Manufacturing Same App 20200074044 - Peng; Shih-Wei ;   et al. | 2020-03-05 |
System for and method of fabricating an integrated circuit Grant 10,565,348 - Lin , et al. Feb | 2020-02-18 |
Power Structure With Power Pick-up Cell Connecting To Buried Power Rail App 20200042668 - PENG; Shih-Wei ;   et al. | 2020-02-06 |
System and Method for Calculating Cell Edge Leakage App 20200019673 - Peng; Shih-Wei ;   et al. | 2020-01-16 |
Semiconductor Device Including Cell Region Having Both Aa-continuous And Aa-discontinuous Regions, And Method And System For Gen App 20200019672 - PENG; Shih-Wei ;   et al. | 2020-01-16 |
Integrated Circuit And Method Of Manufacturing The Same App 20200021292 - PENG; Shih-Wei ;   et al. | 2020-01-16 |
Advanced Metal Connection With Metal Cut App 20200020625 - Chen; Chih-Liang ;   et al. | 2020-01-16 |
Integrated Circuit Structure, Layout Diagram Method, And System App 20200004914 - PENG; Shih-Wei ;   et al. | 2020-01-02 |
Double Rule Integrated Circuit Layouts For A Dual Transmission Gate App 20200006338 - PENG; Shih-Wei ;   et al. | 2020-01-02 |
Double rule integrated circuit layouts for a dual transmission gate Grant 10,522,542 - Peng , et al. Dec | 2019-12-31 |
Integrated circuit and method of manufacturing same Grant 10,503,863 - Peng , et al. Dec | 2019-12-10 |
Advanced metal connection with metal cut Grant 10,468,349 - Chen , et al. No | 2019-11-05 |
System and method for calculating cell edge leakage Grant 10,467,374 - Peng , et al. No | 2019-11-05 |
System For And Method Of Fabricating An Integrated Circuit App 20190325109 - LIN; Wei-Cheng ;   et al. | 2019-10-24 |
Dual Power Structure With Connection Pins App 20190244901 - Peng; Shih-Wei ;   et al. | 2019-08-08 |
System for and method of manufacturing a layout design of an integrated circuit Grant 10,366,200 - Lin , et al. July 30, 2 | 2019-07-30 |
Metal Rail Conductors For Non-planar Semiconductor Devices App 20190165178 - CHEN; Chih-Liang ;   et al. | 2019-05-30 |
Semiconductor device and fabrication method of the same Grant 10,297,588 - Lin , et al. | 2019-05-21 |
Dual power structure with connection pins Grant 10,276,499 - Peng , et al. | 2019-04-30 |
Power Strap Structure For High Performance And Low Current Density App 20190122987 - Chen; Chih-Liang ;   et al. | 2019-04-25 |
Semiconductor Device Including Source/drain Contact Having Height Below Gate Stack App 20190123036 - YOUNG; Charles Chew-Yuen ;   et al. | 2019-04-25 |
Integrated Circuit And Method Of Manufacturing Same App 20190065658 - PENG; Shih-Wei ;   et al. | 2019-02-28 |
Advanced Metal Connection With Metal Cut App 20190051595 - Chen; Chih-Liang ;   et al. | 2019-02-14 |
Display system Grant 10,186,231 - Chang , et al. Ja | 2019-01-22 |
Semiconductor device including source/drain contact having height below gate stack Grant 10,177,133 - Young , et al. J | 2019-01-08 |
System and Method for Calculating Cell Edge Leakage App 20190005181 - Peng; Shih-Wei ;   et al. | 2019-01-03 |
Power strap structure for high performance and low current density Grant 10,170,422 - Chen , et al. J | 2019-01-01 |
Method of adjusting metal line pitch Grant 10,162,930 - Lin , et al. Dec | 2018-12-25 |
Metal Patterning For Internal Cell Routing App 20180308796 - Peng; Shih-Wei ;   et al. | 2018-10-25 |
Advanced metal connection with metal cut Grant 10,109,582 - Chen , et al. October 23, 2 | 2018-10-23 |
Semiconductor device with reduced leakage current Grant 10,050,028 - Peng , et al. August 14, 2 | 2018-08-14 |
Power Strap Structure For High Performance And Low Current Density App 20180174967 - Chen; Chih-Liang ;   et al. | 2018-06-21 |
Semiconductor Device And Fabrication Method Of The Same App 20180166431 - LIN; Wei-Cheng ;   et al. | 2018-06-14 |
Semiconductor Device with Reduced Leakage Current App 20180151550 - Peng; Shih-Wei ;   et al. | 2018-05-31 |
System For And Method Of Manufacturing A Layout Design Of An Integrated Circuit App 20180068050 - LIN; Wei-Cheng ;   et al. | 2018-03-08 |
Power strap structure for high performance and low current density Grant 9,911,697 - Chen , et al. March 6, 2 | 2018-03-06 |
Method Of Adjusting Metal Line Pitch App 20180039723 - LIN; WEI-CHENG ;   et al. | 2018-02-08 |
Dual Power Structure With Connection Pins App 20180019207 - Peng; Shih-Wei ;   et al. | 2018-01-18 |
Display System App 20170365232 - CHANG; CHIH-WEI ;   et al. | 2017-12-21 |
Advanced Metal Connection With Metal Cut App 20170301618 - Chen; Chih-Liang ;   et al. | 2017-10-19 |
Dual power structure with connection pins Grant 9,793,211 - Peng , et al. October 17, 2 | 2017-10-17 |
Dual Power Structure with Connection Pins App 20170110405 - Peng; Shih-Wei ;   et al. | 2017-04-20 |
Structure And Method For Semiconductor Device App 20160268244 - YOUNG; Charles Chew-Yuen ;   et al. | 2016-09-15 |
Bus Arbiter And Bus Arbitrating Method App 20060200608 - Peng; Shih-Wei ;   et al. | 2006-09-07 |
Non-copy shared stack and register file device and dual language processor structure using the same Grant 7,073,049 - Ma , et al. July 4, 2 | 2006-07-04 |
Non-copy shared stack and register file device and dual language processor structure using the same App 20030200419 - Ma, Ruey-Liang ;   et al. | 2003-10-23 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.