Partridge; Julian
Patent Applications and Registrations
Patent applications and USPTO patent grants for Partridge; Julian.The latest application filed is for "circuit module turbulence enhancement".
Company Profile
0.21.32
- Partridge; Julian - Austin TX
Patent Activity
| Patent | Date |
|---|---|
| System, apparatus and method for cooling electronic components Grant 8,208,259 - Wolfe , et al. June 26, 2 | 2012-06-26 |
| Circuit module having force resistant construction Grant 7,804,985 - Szewerenko , et al. September 28, 2 | 2010-09-28 |
| Modified core for circuit module system and method Grant 7,760,513 - Partridge , et al. July 20, 2 | 2010-07-20 |
| High density IC module Grant 7,759,791 - Partridge , et al. July 20, 2 | 2010-07-20 |
| Carrier structure stacking system and method Grant 7,675,155 - Partridge March 9, 2 | 2010-03-09 |
| Stacked module systems Grant 7,656,678 - Partridge , et al. February 2, 2 | 2010-02-02 |
| Circuit Module Turbulence Enhancement App 20090309214 - Szewerenko; Leland ; et al. | 2009-12-17 |
| Contrast Interposer Stacking System And Method App 20090294948 - Partridge; Julian ; et al. | 2009-12-03 |
| Stacked Module Systems and Methods App 20090298230 - Partridge; Julian ; et al. | 2009-12-03 |
| Low profile stacking system and method Grant 7,626,273 - Partridge , et al. December 1, 2 | 2009-12-01 |
| Low Profile Chip Scale Stacking System And Method App 20090273069 - Cady; James W. ; et al. | 2009-11-05 |
| Circuit module turbulence enhancement systems and methods Grant 7,579,687 - Szewerenko , et al. August 25, 2 | 2009-08-25 |
| Stacked module systems and methods Grant 7,572,671 - Partridge , et al. August 11, 2 | 2009-08-11 |
| Contrast interposer stacking system and method Grant 7,573,129 - Partridge , et al. August 11, 2 | 2009-08-11 |
| Low Profile Stacking System and Method App 20090124045 - Partridge; Julian ; et al. | 2009-05-14 |
| Managed memory component Grant 7,508,069 - Wehrly, Jr. , et al. March 24, 2 | 2009-03-24 |
| Carrier Structure Stacking System and Method App 20090072376 - Partridge; Julian | 2009-03-19 |
| Circuit Module Having Force Resistant Construction App 20080308924 - Szewerenko; Leland ; et al. | 2008-12-18 |
| Carrier structure stacking system and method Grant 7,446,403 - Partridge November 4, 2 | 2008-11-04 |
| Low profile chip scale stacking system and method App 20080211077 - Cady; James W. ; et al. | 2008-09-04 |
| Circuit module having force resistant construction Grant 7,417,310 - Szewerenko , et al. August 26, 2 | 2008-08-26 |
| Circuit Module Having Force Resistant Construction App 20080122054 - Szewerenko; Leland ; et al. | 2008-05-29 |
| Interposer stacking system and method Grant 7,375,418 - Partridge May 20, 2 | 2008-05-20 |
| Stacked module systems and methods Grant 7,371,609 - Partridge , et al. May 13, 2 | 2008-05-13 |
| High Density IC Module App 20080093734 - Partridge; Julian ; et al. | 2008-04-24 |
| Stacked Module Systems and Methods App 20080036068 - Partridge; Julian ; et al. | 2008-02-14 |
| Stacked module systems and method Grant 7,323,364 - Partridge , et al. January 29, 2 | 2008-01-29 |
| Carrier structure stacking system and method App 20070290312 - Partridge; Julian | 2007-12-20 |
| Interposer stacking system and method App 20070290313 - Partridge; Julian | 2007-12-20 |
| Contrast Interposer Stacking System And Method App 20070290314 - Partridge; Julian ; et al. | 2007-12-20 |
| Managed memory component Grant 7,304,382 - Wehrly, Jr. , et al. December 4, 2 | 2007-12-04 |
| Managed memory component App 20070159545 - Wehrly; James Douglas JR. ; et al. | 2007-07-12 |
| Managed memory component App 20070158800 - Wehrly; James Douglas JR. ; et al. | 2007-07-12 |
| Low Profile Stacking System and Method App 20070114649 - Partridge; Julian ; et al. | 2007-05-24 |
| Low Profile Stacking System and Method App 20070117262 - Partridge; Julian ; et al. | 2007-05-24 |
| Low profile stacking system and method Grant 7,180,167 - Partridge , et al. February 20, 2 | 2007-02-20 |
| Stacked module systems and method App 20060263938 - Partridge; Julian ; et al. | 2006-11-23 |
| Modified core for circuit module system and method App 20060198238 - Partridge; Julian ; et al. | 2006-09-07 |
| Low profile chip scale stacking system and method Grant 7,094,632 - Cady , et al. August 22, 2 | 2006-08-22 |
| Circuit module turbulence enhacement systems and methods App 20060129888 - Szewerenko; Leland ; et al. | 2006-06-15 |
| Stacked module systems and methods App 20060092614 - Partridge; Julian ; et al. | 2006-05-04 |
| Stacked module systems and method Grant 7,033,861 - Partridge , et al. April 25, 2 | 2006-04-25 |
| Low profile chip scale stacking system and method Grant 7,026,708 - Cady , et al. April 11, 2 | 2006-04-11 |
| Stacked module systems and methods App 20050242423 - Partridge, Julian ; et al. | 2005-11-03 |
| Low profile stacking system and method App 20050146031 - Partridge, Julian ; et al. | 2005-07-07 |
| Stacked module systems and methods App 20050056921 - Wehrly, James Douglas JR. ; et al. | 2005-03-17 |
| Stacked module systems and methods for CSP packages App 20050009234 - Partridge, Julian ; et al. | 2005-01-13 |
| Point to point memory expansion system and method App 20040245615 - Cady, James W. ; et al. | 2004-12-09 |
| Low profile chip scale stacking system and method App 20040229402 - Cady, James W. ; et al. | 2004-11-18 |
| Stacked module systems and methods App 20040201091 - Partridge, Julian ; et al. | 2004-10-14 |
| Stacked module systems and methods App 20040195666 - Partridge, Julian ; et al. | 2004-10-07 |
| Low profile chip scale stacking system and method App 20040052060 - Cady, James W. ; et al. | 2004-03-18 |
| Low profile stacking system and method App 20030234443 - Partridge, Julian ; et al. | 2003-12-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 