loadpatents
name:-0.036715984344482
name:-0.037820100784302
name:-0.00062799453735352
Naso; Giovanni Patent Filings

Naso; Giovanni

Patent Applications and Registrations

Patent applications and USPTO patent grants for Naso; Giovanni.The latest application filed is for "memory apparatus, systems, and methods".

Company Profile
0.34.32
  • Naso; Giovanni - Frosinone IT
  • Naso; Giovanni - Sabaudia IT
  • Naso; Giovanni - Via Casilina Nord IT
  • Naso; Giovanni - Frosinone FR IT
  • Naso; Giovanni - Rieti IT
  • Naso; Giovanni - Houston TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory apparatus, systems, and methods
Grant 9,646,683 - Moschiano , et al. May 9, 2
2017-05-09
Threshold voltage compensation in a memory
Grant 9,520,183 - Moschiano , et al. December 13, 2
2016-12-13
Memory Apparatus, Systems, And Methods
App 20150325309 - Moschiano; Violante ;   et al.
2015-11-12
Threshold Voltage Compensation In A Memory
App 20150243351 - Moschiano; Violante ;   et al.
2015-08-27
Memory apparatus, systems, and methods
Grant 9,087,594 - Moschiano , et al. July 21, 2
2015-07-21
Threshold voltage compensation in a multilevel memory
Grant 9,030,870 - Moschiano , et al. May 12, 2
2015-05-12
Memory Apparatus, Systems, And Methods
App 20130058164 - Moschiano; Violante ;   et al.
2013-03-07
Threshold Voltage Compensation In A Multilevel Memory
App 20130051141 - Moschiano; Violante ;   et al.
2013-02-28
Filtered register architecture to generate actuator signals
Grant 8,275,926 - Naso , et al. September 25, 2
2012-09-25
Filtered Register Architecture To Generate Actuator Signals
App 20110208902 - Naso; Giovanni ;   et al.
2011-08-25
Filtered register architecture to generate actuator signals
Grant 7,934,048 - Naso , et al. April 26, 2
2011-04-26
Fuse data acquisition
Grant 7,738,310 - Naso , et al. June 15, 2
2010-06-15
Filtered Register Architecture To Generate Actuator Signals
App 20100064188 - Naso; Giovanni ;   et al.
2010-03-11
Data compression read mode for memory testing
Grant 7,657,802 - Naso February 2, 2
2010-02-02
Output buffer strength trimming
Grant 7,635,991 - Gallo , et al. December 22, 2
2009-12-22
Filtered register architecture to generate actuator signals
Grant 7,620,859 - Naso , et al. November 17, 2
2009-11-17
Background block erase check for flash memories
Grant 7,565,587 - Imondi , et al. July 21, 2
2009-07-21
Fuse Data Acquisition
App 20090067252 - Naso; Giovanni ;   et al.
2009-03-12
Multiple-level data compression read mode for memory testing
Grant 7,434,152 - Naso October 7, 2
2008-10-07
Filtered register architecture to generate actuator signals
App 20080086604 - Naso; Giovanni ;   et al.
2008-04-10
Data Compression Read Mode For Memory Testing
App 20080016419 - Naso; Giovanni
2008-01-17
ROM-based controller monitor in a memory device
Grant 7,318,181 - Naso , et al. January 8, 2
2008-01-08
Flash cell fuse circuit
Grant 7,277,311 - Naso , et al. October 2, 2
2007-10-02
Data compression read mode for memory testing
Grant 7,254,756 - Naso August 7, 2
2007-08-07
Background block erase check for flash memories
App 20070022332 - Imondi; Giuliano Gennaro ;   et al.
2007-01-25
Dual bus memory burst architecture
Grant 7,164,607 - Gallo , et al. January 16, 2
2007-01-16
Chip protection register unlocking
Grant 7,145,799 - Naso , et al. December 5, 2
2006-12-05
Output buffer strength trimming
App 20060261853 - Gallo; Girolamo ;   et al.
2006-11-23
Background block erase check for flash memories
Grant 7,117,402 - Di Zenzo , et al. October 3, 2
2006-10-03
Output buffer strength trimming
Grant 7,064,582 - Gallo , et al. June 20, 2
2006-06-20
Flash cell fuse circuit
App 20060083061 - Santin; Goiovanni ;   et al.
2006-04-20
Multiple-level data compression read more for memory testing
App 20060044880 - Naso; Giovanni
2006-03-02
Flash cell fuse circuit
Grant 7,002,828 - Santin , et al. February 21, 2
2006-02-21
Test mode decoder in a flash memory
App 20050280072 - Naso, Giovanni ;   et al.
2005-12-22
ROM-based controller monitor in a memory device
Grant 6,977,852 - Naso , et al. December 20, 2
2005-12-20
Test mode decoder in a flash memory
Grant 6,977,410 - Naso , et al. December 20, 2
2005-12-20
ROM-based controller monitor in a memory device
App 20050240851 - Naso, Giovanni ;   et al.
2005-10-27
Chip protection register unlocking
App 20050237804 - Naso, Giovanni ;   et al.
2005-10-27
Dual bus memory burst architecture
App 20050207233 - Gallo, Girolamo ;   et al.
2005-09-22
Chip protection register unlocking
Grant 6,947,323 - Naso , et al. September 20, 2
2005-09-20
Dual bus memory burst architecture
Grant 6,917,545 - Gallo , et al. July 12, 2
2005-07-12
Flash memory sector tagging for consecutive sector erase or bank erase
Grant 6,909,641 - Naso , et al. June 21, 2
2005-06-21
Flash cell fuse circuit
Grant 6,845,029 - Santin , et al. January 18, 2
2005-01-18
Test mode decoder in a flash memory
App 20040246773 - Naso, Giovanni ;   et al.
2004-12-09
Flash memory sector tagging for consecutive sector erase or bank erase
App 20040240253 - Naso, Giovanni ;   et al.
2004-12-02
ROM-based controller monitor in a memory device
App 20040213060 - Naso, Giovanni ;   et al.
2004-10-28
Test mode decoder in a flash memory
Grant 6,785,162 - Naso , et al. August 31, 2
2004-08-31
Data compression read mode for memory testing
App 20040153599 - Naso, Giovanni
2004-08-05
Chip protection register unlocking
App 20040151026 - Naso, Giovanni ;   et al.
2004-08-05
Output buffer strength trimming
App 20040145388 - Gallo, Girolamo ;   et al.
2004-07-29
Dual bus memory burst architecture
App 20040071037 - Gallo, Girolamo ;   et al.
2004-04-15
Flash memory sector tagging for consecutive sector erase or bank erase
Grant 6,717,862 - Naso , et al. April 6, 2
2004-04-06
Flash cell fuse circuit
App 20040052121 - Santin, Giovanni ;   et al.
2004-03-18
Flash cell fuse circuit
App 20040037131 - Santin, Giovanni ;   et al.
2004-02-26
Flash cell fuse circuit
Grant 6,654,272 - Santin , et al. November 25, 2
2003-11-25
Background block erase check for flash memories
App 20030101390 - Di Zenzo, Maurizio ;   et al.
2003-05-29
Flash memory sector tagging for consecutive sector erase or bank erase
App 20030063500 - Naso, Giovanni ;   et al.
2003-04-03
Test mode decoder in a flash memory
App 20030048673 - Naso, Giovanni ;   et al.
2003-03-13
Flash cell fuse circuit
App 20020122331 - Santin, Giovanni ;   et al.
2002-09-05
Flash EEPROM array with P-tank insulated from substrate by deep N-tank
Grant 5,504,708 - Santin , et al. April 2, 1
1996-04-02
Negative-voltage charge pump with feedback control
Grant 5,168,174 - Naso , et al. December 1, 1
1992-12-01
Active sense amplifier with dynamic pre-charge transistor
Grant 5,056,063 - Santin , et al. October 8, 1
1991-10-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed