loadpatents
Patent applications and USPTO patent grants for Mattina; Matthew.The latest application filed is for "refactoring mac operations".
Patent | Date |
---|---|
Processor for sparse matrix computation Grant 11,392,376 - Liu , et al. July 19, 2 | 2022-07-19 |
Apparatus and method for matrix operations Grant 11,379,556 - Mattina , et al. July 5, 2 | 2022-07-05 |
Refactoring Mac Operations App 20220179658 - Mattina; Matthew ;   et al. | 2022-06-09 |
Activation Compression Method for Deep Learning Acceleration App 20220164663 - Liu; Zhi-Gang ;   et al. | 2022-05-26 |
Time Domain Unrolling Sparse Matrix Multiplication System and Method App 20220035890 - Liu; Zhi-Gang ;   et al. | 2022-02-03 |
Hardware Accelerator For IM2COL Operation App 20210390367 - Liu; Zhi-Gang ;   et al. | 2021-12-16 |
Pipelined Accumulator App 20210374508 - Whatmough; Paul Nicholas ;   et al. | 2021-12-02 |
Systolic convolutional neural network Grant 11,188,814 - Whatmough , et al. November 30, 2 | 2021-11-30 |
Cache coherency in multiprocessor system Grant 11,151,033 - Wentzlaff , et al. October 19, 2 | 2021-10-19 |
Artificial Neural Network Optical Hardware Accelerator App 20210287078 - Liu; Zhi-Gang ;   et al. | 2021-09-16 |
Matrix multiplication system and method Grant 11,120,101 - Liu , et al. September 14, 2 | 2021-09-14 |
Matrix Multiplication System and Method App 20210097130 - Liu; Zhi-Gang ;   et al. | 2021-04-01 |
Mixed-precision Computation Unit App 20210089889 - Gope; Dibakar ;   et al. | 2021-03-25 |
Hybrid Filter Banks for Artificial Neural Networks App 20210089888 - Gope; Dibakar ;   et al. | 2021-03-25 |
Refactoring MAC Computations for Reduced Programming Steps App 20210064379 - Mattina; Matthew ;   et al. | 2021-03-04 |
High performance, scalable multi chip interconnect Grant 10,887,238 - Ramey , et al. January 5, 2 | 2021-01-05 |
Non-volatile Memory-based Compact Mixed-signal Multiply-accumulate Engine App 20200410333 - Das; Shidhartha ;   et al. | 2020-12-31 |
Apparatus And Method For Matrix Operations App 20200372097 - MATTINA; Matthew ;   et al. | 2020-11-26 |
Processor For Sparse Matrix Computation App 20200326938 - Liu; Zhigang ;   et al. | 2020-10-15 |
System, method and apparatus for computationally efficient data manipulation Grant 10,747,845 - Whatmough , et al. A | 2020-08-18 |
High Performance, Scalable Multi Chip Interconnect App 20200177510 - Ramey; Carl G. ;   et al. | 2020-06-04 |
Computing in parallel processing environments Grant 10,606,750 - Mattina , et al. | 2020-03-31 |
System, Method And Apparatus For Computationally Efficient Data Manipulation App 20200073911 - Whatmough; Paul Nicholas ;   et al. | 2020-03-05 |
Computing in parallel processing environments Grant 10,579,524 - Mattina , et al. | 2020-03-03 |
System, Method And Apparatus For Neural Networks App 20200042877 - WHATMOUGH; Paul Nicholas ;   et al. | 2020-02-06 |
Computing in parallel processing environments Grant 10,515,045 - Mattina Dec | 2019-12-24 |
Systolic Convolutional Neural Network App 20190311243 - Whatmough; Paul Nicholas ;   et al. | 2019-10-10 |
High performance, scalable multi chip interconnect Grant 10,367,741 - Ramey , et al. July 30, 2 | 2019-07-30 |
Global socket to socket cache coherence architecture Grant 10,339,059 - Mattina | 2019-07-02 |
Caching in multicore and multiprocessor architectures Grant 10,073,778 - Agarwal , et al. September 11, 2 | 2018-09-11 |
Multi-core processor using three dimensional integration Grant 9,886,275 - Carlson , et al. February 6, 2 | 2018-02-06 |
Managing cache memory in a parallel processing environment Grant 9,639,487 - Wentzlaff , et al. May 2, 2 | 2017-05-02 |
Caching in multicore and multiprocessor architectures Grant 9,514,050 - Agarwal , et al. December 6, 2 | 2016-12-06 |
Low latency dynamic route selection Grant 9,507,745 - Bratt , et al. November 29, 2 | 2016-11-29 |
Route prediction in packet switched networks Grant 9,479,431 - Bratt , et al. October 25, 2 | 2016-10-25 |
High performance, scalable multi chip interconnect Grant 9,424,228 - Ramey , et al. August 23, 2 | 2016-08-23 |
Managing cache memory in a parallel processing environment Grant 9,298,618 - Wentzlaff , et al. March 29, 2 | 2016-03-29 |
Route prediction in packet switched networks Grant 9,135,215 - Bratt , et al. September 15, 2 | 2015-09-15 |
Low latency dynamic route selection Grant 8,934,347 - Bratt , et al. January 13, 2 | 2015-01-13 |
Computing in parallel processing environments Grant 8,738,860 - Griffin , et al. May 27, 2 | 2014-05-27 |
High Performance, Scalable Multi Chip Interconnect App 20140122560 - Ramey; Carl G. ;   et al. | 2014-05-01 |
Transferring and storing data in multicore and multiprocessor architectures Grant 8,677,081 - Wentzlaff , et al. March 18, 2 | 2014-03-18 |
Managing cache memory in a parallel processing environment Grant 8,631,205 - Wentzlaff , et al. January 14, 2 | 2014-01-14 |
Condensed router headers with low latency output port calculation Grant 8,572,353 - Bratt , et al. October 29, 2 | 2013-10-29 |
Caching in multicore and multiprocessor architectures Grant 8,560,780 - Agarwal , et al. October 15, 2 | 2013-10-15 |
Caching in multicore and multiprocessor architectures Grant 8,234,451 - Agarwal , et al. July 31, 2 | 2012-07-31 |
Protocol for maintaining cache coherency in a CMP Grant 8,209,490 - Mattina , et al. June 26, 2 | 2012-06-26 |
Managing cache memory in a parallel processing environment Grant 8,200,901 - Wentzlaff , et al. June 12, 2 | 2012-06-12 |
Caching in multicore and multiprocessor architectures Grant 8,112,581 - Agarwal , et al. February 7, 2 | 2012-02-07 |
Caching in multicore and multiprocessor architectures Grant 7,987,321 - Agarwal , et al. July 26, 2 | 2011-07-26 |
Managing cache memory in a parallel processing environment Grant 7,882,307 - Wentzlaff , et al. February 1, 2 | 2011-02-01 |
Caching in multicore and multiprocessor architectures Grant 7,853,752 - Agarwal , et al. December 14, 2 | 2010-12-14 |
Caching in multicore and multiprocessor architectures Grant 7,853,755 - Agarwal , et al. December 14, 2 | 2010-12-14 |
Caching in multicore and multiprocessor architectures Grant 7,853,754 - Agarwal , et al. December 14, 2 | 2010-12-14 |
Caching in multicore and multiprocessor architectures Grant 7,805,575 - Agarwal , et al. September 28, 2 | 2010-09-28 |
Managing memory access in a parallel processing environment Grant 7,805,577 - Mattina , et al. September 28, 2 | 2010-09-28 |
Method and apparatus for lockstep processing on a fixed-latency interconnect Grant 7,747,897 - Racunas , et al. June 29, 2 | 2010-06-29 |
Method and apparatus for preventing starvation in a slotted-ring network Grant 7,733,898 - Mattina , et al. June 8, 2 | 2010-06-08 |
Predictive early write-back of owned cache blocks in a shared memory computer system Grant 7,624,236 - Chrysos , et al. November 24, 2 | 2009-11-24 |
Mapping memory in a parallel processing environment Grant 7,620,791 - Wentzlaff , et al. November 17, 2 | 2009-11-17 |
Apparatus and method for partitioning a shared cache of a chip multi-processor Grant 7,558,920 - Mattina , et al. July 7, 2 | 2009-07-07 |
Flow control method and apparatus for single packet arrival on a bidirectional ring interconnect Grant 7,551,564 - Mattina June 23, 2 | 2009-06-23 |
Method and apparatus for synchronous unbuffered flow control of packets on a ring interconnect Grant 7,539,141 - Mattina , et al. May 26, 2 | 2009-05-26 |
Managing set associative cache memory according to entry type Grant 7,461,210 - Wentzlaff , et al. December 2, 2 | 2008-12-02 |
Method and apparatus for lockstep processing on a fixed-latency interconnect App 20070168712 - Racunas; Paul B. ;   et al. | 2007-07-19 |
Per-set relaxation of cache inclusion App 20070143550 - Rajwar; Ravi ;   et al. | 2007-06-21 |
Predictive early write-back of owned cache blocks in a shared memory computer system App 20060143406 - Chrysos; George Z. ;   et al. | 2006-06-29 |
Method and apparatus for preventing starvation in a slotted-ring network App 20060045120 - Mattina; Matthew ;   et al. | 2006-03-02 |
Multiprocessor chip having bidirectional ring interconnect App 20060041715 - Chrysos; George Z. ;   et al. | 2006-02-23 |
Apparatus and method for partitioning a shared cache of a chip multi-processor App 20060004963 - Mattina; Matthew ;   et al. | 2006-01-05 |
Method and apparatus for synchronous unbuffered flow control of packets on a ring interconnect App 20050276274 - Mattina, Matthew ;   et al. | 2005-12-15 |
Flow control method and apparatus for single packet arrival on a bidirectional ring interconnect App 20050265238 - Mattina, Matthew | 2005-12-01 |
Protocol for maintaining cache coherency in a CMP App 20050144390 - Mattina, Matthew ;   et al. | 2005-06-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.