Matoy; Kurt

Patent Applications and Registrations

Patent applications and USPTO patent grants for Matoy; Kurt.The latest application filed is for "semiconductor device including an integrated resistor".

Company Profile

5.10.10

Matoy; Kurt - Strau AT
Matoy; Kurt - Villach AT
Matoy; Kurt - Stau AT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of forming an aluminum oxide layer, metal surface with aluminum oxide layer, and electronic device Grant 11,424,201 - Rogalli , et al. August 23, 2	2022-08-23
Semiconductor device including an integrated resistor and method of producing thereof Grant 10,957,686 - Ahlers , et al. March 23, 2	2021-03-23
Semiconductor Device Including an Integrated Resistor App 20200152621 - Ahlers; Dirk ; et al.	2020-05-14
Semiconductor device including an integrated resistor Grant 10,586,792 - Ahlers , et al.	2020-03-10
Semiconductor device having a porous metal layer and an electronic device having the same Grant 10,515,910 - Mischitz , et al. Dec	2019-12-24
Metallization layers for semiconductor devices and methods of forming thereof Grant 10,439,062 - Goller , et al. O	2019-10-08
Semiconductor Device Including an Integrated Resistor App 20190157259 - Ahlers; Dirk ; et al.	2019-05-23
Semiconductor device including transistor device Grant 10,186,508 - Ahlers , et al. Ja	2019-01-22
Method of Forming an Aluminum Oxide Layer, Metal Surface with Aluminum Oxide Layer, and Electronic Device App 20180366427 - Rogalli; Michael ; et al.	2018-12-20
Semiconductor Device Including Transistor Device App 20180114788 - Ahlers; Dirk ; et al.	2018-04-26
Metallization Layers for Semiconductor Devices and Methods of Forming Thereof App 20180076321 - Goller; Bernhard ; et al.	2018-03-15
Passivation layer and method of making a passivation layer Grant 9,728,480 - Matoy , et al. August 8, 2	2017-08-08
Semiconductor Device And An Electronic Device App 20160133584 - Mischitz; Martin ; et al.	2016-05-12
Semiconductor Device Having A Stress-compensated Chip Electrode App 20160126197 - Matoy; Kurt ; et al.	2016-05-05
Passivation Layer and Method of Making a Passivation Layer App 20150235917 - Matoy; Kurt ; et al.	2015-08-20
Layer stack Grant 9,006,899 - Ganitzer , et al. April 14, 2	2015-04-14
Method of Fabricating a Layer Stack App 20140167270 - Ganitzer; Paul ; et al.	2014-06-19
Passivation Layer and Method of Making a Passivation Layer App 20140117511 - Matoy; Kurt ; et al.	2014-05-01
Integrated circuit including power transistor cells and a connecting line Grant 8,502,274 - Matoy , et al. August 6, 2	2013-08-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.