loadpatents
Patent applications and USPTO patent grants for Look; Kevin T..The latest application filed is for "low voltage non-volatile memory transistor".
Patent | Date |
---|---|
Localization of failure in high density test structure Grant 9,041,409 - Look May 26, 2 | 2015-05-26 |
Regulating unused/inactive resources in programmable logic devices for static power reduction Grant 7,504,854 - Look , et al. March 17, 2 | 2009-03-17 |
Single event upset in SRAM cells in FPGAs with high resistivity gate structures Grant 7,452,765 - Voogel , et al. November 18, 2 | 2008-11-18 |
Low voltage non-volatile memory transistor Grant 7,092,273 - Look August 15, 2 | 2006-08-15 |
Low Voltage Non-volatile Memory Transistor App 20060134839 - Look; Kevin T. | 2006-06-22 |
Low voltage non-volatile memory transistor Grant 7,026,692 - Look April 11, 2 | 2006-04-11 |
Single event upset in SRAM cells in FPGAs with high resistivity gate structures Grant 6,982,451 - Voogel , et al. January 3, 2 | 2006-01-03 |
Low voltage non-volatile memory cell Grant 6,936,527 - Look August 30, 2 | 2005-08-30 |
Low voltage non-volatile memory cell Grant 6,930,920 - Look August 16, 2 | 2005-08-16 |
Low voltage non-volatile memory cell Grant 6,882,571 - Look April 19, 2 | 2005-04-19 |
Mask-alignment detection circuit in X and Y directions Grant 6,878,561 - Look , et al. April 12, 2 | 2005-04-12 |
Mask-alignment detection circuit in X and Y directions App 20040072398 - Look, Kevin T. ;   et al. | 2004-04-15 |
Mask alignment structure for IC layers Grant 6,716,653 - Look , et al. April 6, 2 | 2004-04-06 |
Mask-alignment detection circuit in x and y directions Grant 6,684,520 - Look , et al. February 3, 2 | 2004-02-03 |
Low voltage non-volatile memory cell Grant 6,671,205 - Look December 30, 2 | 2003-12-30 |
Low voltage non-volatile memory cell App 20030048663 - Look, Kevin T. | 2003-03-13 |
Mask alignment structure for IC layers App 20030049872 - Look, Kevin T. ;   et al. | 2003-03-13 |
Non-volatile memory array using gate breakdown structures Grant 6,522,582 - Rao , et al. February 18, 2 | 2003-02-18 |
Methods and circuits for mask-alignment detection App 20010049881 - Look, Kevin T. ;   et al. | 2001-12-13 |
Methods and circuits for mask-alignment detection Grant 6,305,095 - Look , et al. October 23, 2 | 2001-10-23 |
Method of forming multilayer amorphous silicon antifuse Grant 5,970,372 - Hart , et al. October 19, 1 | 1999-10-19 |
Method for over-etching to improve voltage distribution Grant 5,786,240 - Look , et al. July 28, 1 | 1998-07-28 |
Multilayer amorphous silicon antifuse Grant 5,726,484 - Hart , et al. March 10, 1 | 1998-03-10 |
Method of forming a antifuse structure with increased breakdown at edges Grant 5,502,000 - Look , et al. March 26, 1 | 1996-03-26 |
Antifuse structure with double oxide layers Grant 5,486,707 - Look , et al. January 23, 1 | 1996-01-23 |
Antifuse structure with increased breakdown at edges Grant 5,475,253 - Look , et al. December 12, 1 | 1995-12-12 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.