Lin; Yi-Po
Patent Applications and Registrations
Patent applications and USPTO patent grants for Lin; Yi-Po.The latest application filed is for "semiconductor process".
- Lin; Yi-Po - Tainan TW
- Lin; Yi-Po - Tainan City TW
| Patent | Date |
|---|---|
| Method for fabricating semiconductor device to integrate transistor with passive device Grant 9,620,369 - Chen , et al. April 11, 2 | 2017-04-11 |
| Manufacturing method of semiconductor device Grant 9,196,524 - Chen , et al. November 24, 2 | 2015-11-24 |
| Semiconductor process Grant 9,165,997 - Chen , et al. October 20, 2 | 2015-10-20 |
| Semiconductor Process App 20150126015 - Chen; Chieh-Te ; et al. | 2015-05-07 |
| Semiconductor structure and process thereof Grant 8,952,392 - Chen , et al. February 10, 2 | 2015-02-10 |
| Method for forming contact holes Grant 8,835,324 - Chen , et al. September 16, 2 | 2014-09-16 |
| Method For Fabricating Semiconductor Device App 20140099760 - CHEN; Chieh-Te ; et al. | 2014-04-10 |
| Method for forming void-free dielectric layer Grant 8,691,659 - Hsu , et al. April 8, 2 | 2014-04-08 |
| Manufacturing Method Of Semiconductor Device App 20140073104 - Chen; Chieh-Te ; et al. | 2014-03-13 |
| Method For Fabricating An Aperture App 20140038399 - Chang; Feng-Yi ; et al. | 2014-02-06 |
| Semiconductor device and fabrication method thereof Grant 8,633,549 - Chen , et al. January 21, 2 | 2014-01-21 |
| Method for fabricating an aperture Grant 8,592,321 - Chang , et al. November 26, 2 | 2013-11-26 |
| Semiconductor Structure And Process Thereof App 20130200393 - Chen; Chieh-Te ; et al. | 2013-08-08 |
| Method For Forming Void-free Dielectric Layer App 20130109151 - Hsu; Ching-Pin ; et al. | 2013-05-02 |
| Semiconductor Device And Fabrication Method Thereof App 20130087861 - CHEN; Chieh-Te ; et al. | 2013-04-11 |
| Method For Forming Contact Holes App 20130005151 - CHEN; Chieh-Te ; et al. | 2013-01-03 |
| Method For Fabricating An Aperture App 20120315748 - Chang; Feng-Yi ; et al. | 2012-12-13 |
| Method For Fabricating Semiconductor Device App 20120264279 - LU; Shui-Yen ; et al. | 2012-10-18 |
| Method for fabricating CMOS transistor Grant 8,252,650 - Chang , et al. August 28, 2 | 2012-08-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 