Lin; Yai-Fen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lin; Yai-Fen.The latest application filed is for "method to increase coupling ratio of source to floating gate in split-gate flash".

Company Profile

0.26.11

Lin; Yai-Fen - Chung Hsing Village TW
Lin; Yai-Fen - Non-Tour TW
Lin; Yai-Fen - Taichung TW
Lin; Yai-Fen - Hsin-chu TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method to increase coupling ratio of source to floating gate in split-gate flash Grant 7,417,278 - Hsieh , et al. August 26, 2	2008-08-26
Method to increase coupling ratio of source to floating gate in split-gate flash Grant 7,001,809 - Hsieh , et al. February 21, 2	2006-02-21
Method to increase coupling ratio of source to floating gate in split-gate flash App 20050207264 - Hsieh, Chia-Ta ; et al.	2005-09-22
Method to fabricate a non-smiling effect structure in split-gate flash with self-aligned isolation Grant 6,753,569 - Lin , et al. June 22, 2	2004-06-22
Stacked-gate flash memory cell with folding gate and increased coupling ratio Grant 6,724,036 - Hsieh , et al. April 20, 2	2004-04-20
PIP capacitor for split-gate flash process Grant 6,674,118 - Yeh , et al. January 6, 2	2004-01-06
Method of forming sharp beak of poly by oxygen/fluorine implant to improve erase speed for split-gate flash Grant 6,667,509 - Hsieh , et al. December 23, 2	2003-12-23
Method to fabricate poly tip in split gate flash Grant 6,635,922 - Hsieh , et al. October 21, 2	2003-10-21
Split gate flash cell for multiple storage Grant 6,504,206 - Sung , et al. January 7, 2	2003-01-07
Novel split gate flash cell for multiple storage App 20020130356 - Sung, Hung-Cheng ; et al.	2002-09-19
Method to increase coupling ratio of source to floating gate in split-gate flash App 20020109181 - Hsieh, Chia-Ta ; et al.	2002-08-15
Method to fabricate a non-smiling effect structure in split-gate flash with self-aligned isolation App 20020055205 - Lin, Yai-Fen ; et al.	2002-05-09
Method to increase coupling ratio of source to floating gate in split-gate flash Grant 6,380,583 - Hsieh , et al. April 30, 2	2002-04-30
Method to increase coupling ratio of source to floating gate in split-gate flash Grant 6,355,527 - Lin , et al. March 12, 2	2002-03-12
Novel split-gate flash cell App 20020027241 - Sung, Hung-Cheng ; et al.	2002-03-07
Structure with protruding source in split-gate flash App 20020016039 - Hsieh, Chia-Ta ; et al.	2002-02-07
Split-gate flash cell for virtual ground architecture App 20010033513 - Sung, Hung-Cheng ; et al.	2001-10-25
P-channel EEPROM and flash EEPROM devices and method of manufacture thereof App 20010029076 - Lin, Yai-Fen ; et al.	2001-10-11
Split-gate flash cell for virtual ground architecture App 20010028577 - Sung, Hung-Cheng ; et al.	2001-10-11
PIP capacitor for split-gate flash process App 20010026973 - Yeh, Chung-Ker ; et al.	2001-10-04
Method of fabricating buried source to shrink chip size in memory array App 20010017387 - Hsieh, Chia-Ta ; et al.	2001-08-30
PIP capacitor for split-gate flash process Grant 6,277,686 - Yeh , et al. August 21, 2	2001-08-21
Poly tip and self aligned source for split-gate flash cell Grant 6,259,131 - Sung , et al. July 10, 2	2001-07-10
Split gate flash with step poly to improve program speed Grant 6,229,176 - Hsieh , et al. May 8, 2	2001-05-08
Forming self-align source line for memory array Grant 6,214,662 - Sung , et al. April 10, 2	2001-04-10
Method of fabricating buried source to shrink chip size in memory array Grant 6,207,515 - Hsieh , et al. March 27, 2	2001-03-27
Method to fabricate poly tip in split-gate flash Grant 6,165,845 - Hsieh , et al. December 26, 2	2000-12-26
Method to increase coupling ratio of source to floating gate in split-gate flash Grant 6,159,801 - Hsieh , et al. December 12, 2	2000-12-12
Clean process for manufacturing of split-gate flash memory device having floating gate electrode with sharp peak Grant 6,130,132 - Hsieh , et al. October 10, 2	2000-10-10
Method of manufacture of undoped polysilicon as the floating-gate of a split-gate flash cell Grant 6,121,088 - Lin , et al. September 19, 2	2000-09-19
Method to fabricate sharp tip of poly in split gate flash Grant 6,090,668 - Lin , et al. July 18, 2	2000-07-18
Method of manufacture of P-channel EEprom and flash EEprom devices Grant 6,060,360 - Lin , et al. May 9, 2	2000-05-09
Method of fabricating buried source to shrink cell dimension and increase coupling ratio in split-gate flash Grant 6,017,795 - Hsieh , et al. January 25, 2	2000-01-25
Program and erase method for a split gate flash EEPROM Grant 6,005,809 - Sung , et al. December 21, 1	1999-12-21
Method of forming sharp beak of poly to improve erase speed in split-gate flash EEPROM Grant 5,970,371 - Hsieh , et al. October 19, 1	1999-10-19
Method of fabricating step poly to improve program speed in split gate flash Grant 5,879,992 - Hsieh , et al. March 9, 1	1999-03-09
Method of forming sharp beak of poly by nitrogen implant to improve erase speed for split-gate flash Grant 5,858,840 - Hsieh , et al. January 12, 1	1999-01-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.