loadpatents
name:-0.027906179428101
name:-0.022435188293457
name:-0.0081489086151123
LaRoche; Jeffrey R. Patent Filings

LaRoche; Jeffrey R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for LaRoche; Jeffrey R..The latest application filed is for "group iii-v semiconductor structures having crystalline regrowth layers and methods for forming such structures".

Company Profile
8.23.26
  • LaRoche; Jeffrey R. - Austin TX
  • Laroche; Jeffrey R. - Lowell MA
  • Laroche; Jeffrey R. - Andover MA
  • LaRoche; Jeffrey R. - Tewksbury MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Group Iii-v Semiconductor Structures Having Crystalline Regrowth Layers And Methods For Forming Such Structures
App 20220140126 - LaRoche; Jeffrey R. ;   et al.
2022-05-05
Raman Spectroscopy
App 20220128409 - Moro, JR.; Richard ;   et al.
2022-04-28
Tunable Monolithic Group Iii-nitride Filter Banks
App 20220085795 - Soric; Jason C. ;   et al.
2022-03-17
Electrode structure for field effect transistor
Grant 11,239,326 - LaRoche , et al. February 1, 2
2022-02-01
Heterogeneously integrated power converter assembly
Grant 11,205,953 - Jacobson , et al. December 21, 2
2021-12-21
Nitride structures having low capacitance gate contacts integrated with copper damascene structures
Grant 11,177,216 - LaRoche , et al. November 16, 2
2021-11-16
Hereterogenously Integrated Power Converter Assembly
App 20210273558 - Jacobson; Boris S. ;   et al.
2021-09-02
Field Effect Transistor Having Improved Gate Structures
App 20210098285 - LaRoche; Jeffrey R. ;   et al.
2021-04-01
Nitride Structures Having Low Capacitance Gate Contacts Integrated With Copper Damascene Structures
App 20200083167 - LaRoche; Jeffrey R. ;   et al.
2020-03-12
Heterogeneously integrated power converter assembly
Grant 10,566,896 - Jacobson , et al. Feb
2020-02-18
Method for forming gate structures for group III-V field effect transistors
Grant 10,566,428 - LaRoche Feb
2020-02-18
Method For Forming Gate Structures For Group Iii-v Field Effect Transistors
App 20190237552 - LaRoche; Jeffrey R.
2019-08-01
Electrode Structure For Field Effect Transistor
App 20190237554 - LaRoche; Jeffrey R. ;   et al.
2019-08-01
Flexible power converter architecture based on interposer and modular electronic units
Grant 10,340,812 - Jacobson , et al.
2019-07-02
Heterogeneously Integrated Power Converter Assembly
App 20190149039 - Jacobson; Boris S. ;   et al.
2019-05-16
Electrode Structure For Field Effect Transistor
App 20190097001 - LaRoche; Jeffrey R. ;   et al.
2019-03-28
Flexible Power Converter Architecture Based On Interposer And Modular Electronic Units
App 20190081567 - Jacobson; Boris S. ;   et al.
2019-03-14
Nitride structure having gold-free contact and methods for forming such structures
Grant 10,224,285 - LaRoche , et al.
2019-03-05
Nitride structure having gold-free contact and methods for forming such structures
Grant 10,096,550 - LaRoche , et al. October 9, 2
2018-10-09
Nitride Structure Having Gold-free Contact And Methods For Forming Such Structures
App 20180240754 - LaRoche; Jeffrey R. ;   et al.
2018-08-23
Nitride Structure Having Gold-free Contact And Methods For Forming Such Structures
App 20180240753 - LaRoche; Jeffrey R. ;   et al.
2018-08-23
Methods and structures for forming microstrip transmission lines on thin silicon carbide on insulator (SICOI) wafers
Grant 9,761,445 - LaRoche , et al. September 12, 2
2017-09-12
Microwave integrated circuit (MMIC) damascene electrical interconnect for microwave energy transmission
Grant 9,478,508 - LaRoche , et al. October 25, 2
2016-10-25
Methods And Structures For Forming Microstrip Transmission Lines On Thin Silicon Carbide On Insulator (sicoi) Wafers
App 20160211136 - LaRoche; Jeffrey R. ;   et al.
2016-07-21
Semiconductor structure having column III-V isolation regions
Grant 9,356,045 - Comeau , et al. May 31, 2
2016-05-31
Methods and structures for forming microstrip transmission lines on thin silicon on insulator (SOI) wafers
Grant 9,331,153 - LaRoche May 3, 2
2016-05-03
Methods And Structures For Forming Microstrip Transmission Lines On Thin Silicon On Insulator (soi) Wafers
App 20150171171 - LaRoche; Jeffrey R.
2015-06-18
Method For Reducing Growth Of Non-uniformities And Autodoping During Column Iii-v Growth Into Dielectric Windows
App 20150059640 - LaRoche; Jeffrey R. ;   et al.
2015-03-05
Semiconductor Structure Having Column Iii-v Isolation Regions
App 20140361371 - Comeau; Jonathan P. ;   et al.
2014-12-11
Silicon based opto-electric circuits
Grant 8,853,745 - Tabatabaie , et al. October 7, 2
2014-10-07
Method and structure having monolithic heterogeneous integration of compound semiconductors with elemental semiconductor
Grant 8,575,666 - LaRoche , et al. November 5, 2
2013-11-05
Gold-free ohmic contacts
Grant 8,466,555 - Chelakara , et al. June 18, 2
2013-06-18
Method And Structure Having Monolithic Heterogeneous Integration Of Compound Semiconductors With Elemental Semiconductor
App 20130082281 - LaRoche; Jeffrey R. ;   et al.
2013-04-04
Gold-free Ohmic Contacts
App 20120305931 - Chelakara; Ram V. ;   et al.
2012-12-06
Structure having silicon CMOS transistors with column III-V transistors on a common substrate
Grant 8,212,294 - Hoke , et al. July 3, 2
2012-07-03
Semiconductor structures having both elemental and compound semiconductor devices on a common substrate
Grant 7,994,550 - Kaper , et al. August 9, 2
2011-08-09
Structure Having Silicon Cmos Transistors With Column Iii-v Transistors On A Common Substrate
App 20110180857 - Hoke; William E. ;   et al.
2011-07-28
Boron aluminum nitride diamond heterostructure
Grant 7,968,865 - LaRoche , et al. June 28, 2
2011-06-28
Semiconductor Structures Having Both Elemental And Compound Semiconductor Devices On A Common Substrate
App 20100295104 - Kaper; Valery S. ;   et al.
2010-11-25
Electrical contacts for CMOS devices and III-V devices formed on a silicon substrate
Grant 7,834,456 - Tabatabaie , et al. November 16, 2
2010-11-16
Electrical Contacts For Cmos Devices And Iii-v Devices Formed On A Silicon Substrate
App 20100181674 - Tabatabaie; Kamal ;   et al.
2010-07-22
Silicon Based Opto-electric Circuits
App 20100181601 - Tabatabaie; Kamal ;   et al.
2010-07-22
Boron Aluminum Nitride Diamond Heterostructure
App 20100090228 - LaRoche; Jeffrey R. ;   et al.
2010-04-15
Boron aluminum nitride diamond heterostructure
Grant 7,557,378 - LaRoche , et al. July 7, 2
2009-07-07
Boron Aluminum Nitride Diamond Heterostructure
App 20080121897 - LaRoche; Jeffrey R. ;   et al.
2008-05-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed