loadpatents
name:-0.012748956680298
name:-0.0059728622436523
name:-0.0011389255523682
Lane; Michael Wayne Patent Filings

Lane; Michael Wayne

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lane; Michael Wayne.The latest application filed is for "ultralow dielectric constant layer with controlled biaxial stress".

Company Profile
0.4.9
  • Lane; Michael Wayne - Cortlandt Manor NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Formation of aligned capped metal lines and interconnections in multilevel semiconductor structures
Grant 7,825,516 - Chiras , et al. November 2, 2
2010-11-02
Ultralow Dielectric Constant Layer With Controlled Biaxial Stress
App 20090304951 - Dimitrakopoulos; Christos Dimitrios ;   et al.
2009-12-10
Ultralow Dielectric Constant Layer With Controlled Biaxial Stress
App 20080286494 - Dimitrakopoulos; Christos Dimitrios ;   et al.
2008-11-20
Ultralow dielectric constant layer with controlled biaxial stress
Grant 7,357,977 - Dimitrakopoulos , et al. April 15, 2
2008-04-15
Ultralow Dielectric Constant Layer With Controlled Biaxial Stress
App 20080044668 - Dimitrakopoulos; Christos Dimitrios ;   et al.
2008-02-21
Silicon chip carrier with conductive through-vias and method for fabricating same
Grant 7,276,787 - Edelstein , et al. October 2, 2
2007-10-02
Line level air gaps
App 20060264036 - Chen; Shyng-Tsong ;   et al.
2006-11-23
Line level air gaps
Grant 7,084,479 - Chen , et al. August 1, 2
2006-08-01
Silicon chip carrier with conductive through-vias and method for fabricating same
App 20060027934 - Edelstein; Daniel Charles ;   et al.
2006-02-09
Line level air gaps
App 20050127514 - Chen, Shyng-Tsong ;   et al.
2005-06-16
Silicon chip carrier with conductive through-vias and method for fabricating same
App 20050121768 - Edelstein, Daniel Charles ;   et al.
2005-06-09
Diffusion barriers formed by low temperature deposition
App 20050110142 - Lane, Michael Wayne ;   et al.
2005-05-26
Formation of aligned capped metal lines and interconnections in multilevel semiconductor structures
App 20040113277 - Chiras, Stefanie Ruth ;   et al.
2004-06-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed