Kong; Weiran
Patent Applications and Registrations
Patent applications and USPTO patent grants for Kong; Weiran.The latest application filed is for "successive approximation register analog-to-digital converter and conversion method therefor".
- Kong; Weiran - Shanghai CN
- Kong; Weiran - Sunnyvale CA
| Patent | Date |
|---|---|
| Successive approximation register analog-to-digital converter and conversion method therefor Grant 10,530,382 - Kong , et al. J | 2020-01-07 |
| Successive Approximation Register Analog-to-digital Converter And Conversion Method Therefor App 20190348994 - KONG; Weiran ; et al. | 2019-11-14 |
| Dummy pattern filling method Grant 10,061,884 - Chen , et al. August 28, 2 | 2018-08-28 |
| Dummy Pattern Filling Method App 20170344687 - CHEN; Hualun ; et al. | 2017-11-30 |
| Flash memory unit and memory array, and programming, erasing and reading method thereof Grant 9,406,685 - Yang , et al. August 2, 2 | 2016-08-02 |
| Flash Memory Unit And Memory Array, And Programming, Erasing And Reading Method Thereof App 20160148942 - YANG; Guangjun ; et al. | 2016-05-26 |
| Electrically Erasable Programmable Read-only Memory And Storage Array Of The Same App 20150255124 - GU; Jing ; et al. | 2015-09-10 |
| Memory and method of operating the same Grant 9,019,740 - Jiang , et al. April 28, 2 | 2015-04-28 |
| Memory array Grant 8,780,625 - Gu , et al. July 15, 2 | 2014-07-15 |
| Memory array Grant 8,780,624 - Gu , et al. July 15, 2 | 2014-07-15 |
| Memory Array App 20140169099 - Gu; Jing ; et al. | 2014-06-19 |
| Memory Array App 20140160853 - Gu; Jing ; et al. | 2014-06-12 |
| Memory array Grant 8,693,243 - Gu , et al. April 8, 2 | 2014-04-08 |
| Memory And Method Of Operating The Same App 20130223122 - Jiang; Hong ; et al. | 2013-08-29 |
| Memory Array App 20120206969 - Gu; Jing ; et al. | 2012-08-16 |
| Memory App 20110037119 - Kong; Weiran | 2011-02-17 |
| Thin capacitive structure Grant 7,098,501 - Kong , et al. August 29, 2 | 2006-08-29 |
| Metal insulator metal capacitor App 20040150026 - Kong, Weiran ; et al. | 2004-08-05 |
| High speed dual-port memory cell having capacitive coupling isolation and layout design App 20040070008 - Kong, Weiran | 2004-04-15 |
| System to improve SER immunity and punchthrough App 20020173087 - Puchner, Helmut ; et al. | 2002-11-21 |
| Reduced soft error rate (SER) construction for integrated circuit structures Grant 6,472,715 - Liu , et al. October 29, 2 | 2002-10-29 |
| Method for reducing stray conductive material near vertical surfaces in semiconductor manufacturing processes Grant 5,888,894 - Kong , et al. March 30, 1 | 1999-03-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 