loadpatents
name:-0.024410963058472
name:-0.012927055358887
name:-0.013795852661133
Kommu; Srikanth Patent Filings

Kommu; Srikanth

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kommu; Srikanth.The latest application filed is for "high resistivity semiconductor-on-insulator wafer and a method of manufacture".

Company Profile
12.14.19
  • Kommu; Srikanth - St. Charles MO
  • Kommu; Srikanth - St. Charies MO
  • Kommu, Srikanth - St. Peters MO
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High Resistivity Semiconductor-on-insulator Wafer And A Method Of Manufacture
App 20210384070 - Peidous; Igor ;   et al.
2021-12-09
High Resistivity Soi Wafers And A Method Of Manufacturing Thereof
App 20210327750 - Peidous; Igor ;   et al.
2021-10-21
High resistivity semiconductor-on-insulator wafer and a method of manufacturing
Grant 11,139,198 - Peidous , et al. October 5, 2
2021-10-05
Methods for assessing semiconductor structures
Grant 11,081,407 - Rapoport , et al. August 3, 2
2021-08-03
High resistivity SOI wafers and a method of manufacturing thereof
Grant 11,081,386 - Peidous , et al. August 3, 2
2021-08-03
High resistivity SOI wafers and a method of manufacturing thereof
Grant 10,910,257 - Peidous , et al. February 2, 2
2021-02-02
High Resistivity Soi Wafers And A Method Of Manufacturing Thereof
App 20210005507 - Peidous; Igor ;   et al.
2021-01-07
Semiconductor On Insulator Structure Comprising A Buried High Resistivity Layer
App 20200126846 - Peidous; Igor ;   et al.
2020-04-23
Semiconductor on insulator structure comprising a buried high resistivity layer
Grant 10,622,247 - Peidous , et al.
2020-04-14
Methods For Assessing Semiconductor Structures
App 20200058566 - Rapoport; Igor ;   et al.
2020-02-20
Methods for assessing semiconductor structures
Grant 10,490,464 - Rapoport , et al. Nov
2019-11-26
High resistivity semiconductor-on-insulator wafer and a method of manufacturing
Grant 10,483,152 - Peidous , et al. Nov
2019-11-19
High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed on a substrate with a rough surface
Grant 10,468,294 - Peidous , et al. No
2019-11-05
Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layers
Grant 10,381,261 - Peidous , et al. A
2019-08-13
Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layers
Grant 10,381,260 - Peidous , et al. A
2019-08-13
High Resistivity Semiconductor-on-insulator Wafer And A Method Of Manufacturing
App 20190139818 - Peidous; Igor ;   et al.
2019-05-09
Semiconductor On Insulator Structure Comprising A Buried High Resistivity Layer
App 20190080957 - Peidous; Igor ;   et al.
2019-03-14
High Resistivity Silicon-on-insulator Substrate Comprising A Charge Trapping Layer Formed On A Substrate With A Rough Surface
App 20190027397 - Peidous; Igor ;   et al.
2019-01-24
High Resistivity Soi Wafers And A Method Of Manufacturing Thereof
App 20180350661 - Peidous; Igor ;   et al.
2018-12-06
Method Of Manufacturing High Resistivity Semiconductor-on-insulator Wafers With Charge Trapping Layers
App 20180277421 - Peidous; Igor ;   et al.
2018-09-27
High resistivity SOI wafers and a method of manufacturing thereof
Grant 10,079,170 - Peidous , et al. September 18, 2
2018-09-18
Methods For Assessing Semiconductor Structures
App 20180233420 - Rapoport; Igor ;   et al.
2018-08-16
Process flow for manufacturing semiconductor on insulator structures in parallel
Grant 9,831,115 - Peidous , et al. November 28, 2
2017-11-28
A Method Of Manufacturing High Resistivity Semiconductor-on-insulator Wafers With Charge Trapping Layers
App 20170338143 - Peidous; Igor ;   et al.
2017-11-23
High Resistivity Semiconductor-in-insulator Wafer And A Method Of Manufacturing
App 20170316968 - Peidous; Igor ;   et al.
2017-11-02
Process Flow For Manufacturing Semiconductor On Insulator Structures In Parallel
App 20170243781 - Peidous; Igor ;   et al.
2017-08-24
High Resistivity Soi Wafers And A Method Of Manufacturing Thereof
App 20160351437 - Peidous; Igor ;   et al.
2016-12-01
Epitaxial barrel susceptor having improved thickness uniformity
Grant 8,404,049 - Hellwig , et al. March 26, 2
2013-03-26
Epitaxial Barrel Susceptor Having Improved Thickness Uniformity
App 20090165719 - Hellwig; Lance G. ;   et al.
2009-07-02
Susceptor For Improving Throughput And Reducing Wafer Damage
App 20080314319 - Hamano; Manabu ;   et al.
2008-12-25
High throughput epitaxial growth by chemical vapor deposition
App 20030037723 - Kommu, Srikanth ;   et al.
2003-02-27
High throughput epitaxial growth by chemical vapor deposition
App 20020088389 - Kommu, Srikanth ;   et al.
2002-07-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed