loadpatents
name:-0.12212896347046
name:-0.027456045150757
name:-0.00054812431335449
Ko; Young-Gun Patent Filings

Ko; Young-Gun

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ko; Young-Gun.The latest application filed is for "semiconductor devices including insulating materials in fins".

Company Profile
0.31.37
  • Ko; Young-Gun - Seongnam-si KR
  • KO; Young Gun - Seoul KR
  • Ko; Young-gun - Gyeonggi-do KR
  • Ko; Young Gun - Kyunggi-do KR
  • Ko; Young-Gun - Fishkill NY
  • Ko; Young-gun - Sungnam KR
  • Ko; Young Gun - Yongin KR
  • Ko; Young Gun - Yongin-City KR
  • Ko; Young-gun - Sungnam-City KR
  • Ko; Young-Gun - Gwangju KR
  • Ko; Young-gun - Kyungki-do KR
  • Ko, Young-Gun - Sungnam-si KR
  • Ko; Young-gun - Seongnam KR
  • Ko, Young-gun - Seongnam-city KR
  • Ko; Young-Gun - Songpa-ku KR
  • Ko; Young-Gun - Sungpa-ku KR
  • Ko, Young-Gun - Seoul-city JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor devices including insulating materials in fins
Grant 10,141,312 - Jeon , et al. Nov
2018-11-27
Semiconductor Devices Including Insulating Materials In Fins
App 20170110456 - Jeon; Ho-Jin ;   et al.
2017-04-20
Semiconductor device having embedded strain-inducing pattern
Grant 9,240,481 - Maeda , et al. January 19, 2
2016-01-19
Semiconductor devices including gates and dummy gates of different materials
Grant 9,209,177 - Kim , et al. December 8, 2
2015-12-08
Hierarchically Porous Amine-silica Monolith And Preparation Method Thereof
App 20150251160 - CHOI; Ung Su ;   et al.
2015-09-10
Semiconductor Device Having Embedded Strain-inducing Pattern
App 20150123176 - Maeda; Shigenobu ;   et al.
2015-05-07
Method of forming semiconductor device having embedded strain-inducing pattern
Grant 8,962,435 - Maeda , et al. February 24, 2
2015-02-24
Method Of Forming Semiconductor Device Having Embedded Strain-inducing Pattern
App 20150024565 - Maeda; Shigenobu ;   et al.
2015-01-22
Semiconductor device having embedded strain-inducing pattern and method of forming the same
Grant 8,884,298 - Maeda , et al. November 11, 2
2014-11-11
Semiconductor Devices Including Gates And Dummy Gates Of Different Materials
App 20140203362 - KIM; Yoon-Hae ;   et al.
2014-07-24
Semiconductor Device Having Embedded Strain-inducing Pattern And Method Of Forming The Same
App 20130341631 - Maeda; Shigenobu ;   et al.
2013-12-26
Method of manufacturing field effect transistors using sacrificial blocking layers
Grant 7,618,868 - Yoo , et al. November 17, 2
2009-11-17
Overlapped stressed liners for improved contacts
Grant 7,612,414 - Chen , et al. November 3, 2
2009-11-03
Devices and methods for constructing electrically programmable integrated fuses for low power applications
Grant 7,576,407 - Ko , et al. August 18, 2
2009-08-18
MOS transistor with elevated source and drain structures and method of fabrication thereof
Grant 7,569,456 - Ko , et al. August 4, 2
2009-08-04
Methods of fabricating integrated circuit transistors by simultaneously removing a photoresist layer and a carbon-containing layer on different active areas
Grant 7,541,234 - Chang , et al. June 2, 2
2009-06-02
Method for improved fabrication of a semiconductor using a stress proximity technique process
Grant 7,531,401 - Baiocco , et al. May 12, 2
2009-05-12
Overlapped Stressed Liners For Improved Contacts
App 20080237737 - Chen; Xiangdong ;   et al.
2008-10-02
Method For Improved Fabrication Of A Semiconductor Using A Stress Proximity Technique Process
App 20080191284 - Baiocco; Christopher Vincent ;   et al.
2008-08-14
Methods of Forming CMOS Integrated Circuits Using Gate Sidewall Spacer Reduction Techniques
App 20080124859 - Sun; Min Chul ;   et al.
2008-05-29
Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same
Grant 7,338,874 - Oh , et al. March 4, 2
2008-03-04
Method of Manufacturing Semiconductor Integrated Circuit Device, and Semiconductor Integrated Circuit Device Manufactured by the Method
App 20070257318 - Yoo; Jae Yoon ;   et al.
2007-11-08
Devices and methods for constructing electrically programmable integrated fuses for low power applications
App 20070252237 - Ko; Young-Gun ;   et al.
2007-11-01
MOS transistor with elevated source and drain structures and method of fabrication thereof
App 20070166926 - Ko; Young-gun ;   et al.
2007-07-19
MOS transistor with elevated source and drain structures and method of fabrication thereof
App 20070164373 - Ko; Young-gun ;   et al.
2007-07-19
MOS transistor with elevated source and drain structures and method of fabrication thereof
App 20070164354 - Ko; Young-gun ;   et al.
2007-07-19
MOS transistor with elevated source and drain structures and method of fabrication thereof
Grant 7,227,224 - Ko , et al. June 5, 2
2007-06-05
Methods of fabricating integrated circuit transistors by simultaneously removing a photoresist layer and a carbon-containing layer on different active areas
App 20070099126 - Chang; Chong Kwang ;   et al.
2007-05-03
Method for producing fine circuit lines and conductive board
App 20070006983 - Ko; Young-Gun ;   et al.
2007-01-11
Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same
App 20060255413 - Oh; Myoung-hwan ;   et al.
2006-11-16
Structure for measuring gate misalignment and measuring method thereof
App 20060231906 - Ko; Young-gun ;   et al.
2006-10-19
Nanocrystalline titanium alloy, and method and apparatus for manufacturing the same
App 20060213592 - Ko; Young-Gun ;   et al.
2006-09-28
Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same
Grant 7,098,514 - Oh , et al. August 29, 2
2006-08-29
Semiconductor device having etch-resistant L-shaped spacer and fabrication method thereof
App 20060157750 - Kim; Jong-pyo ;   et al.
2006-07-20
Methods of fabricating MOS field effect transistors with pocket regions using implant blocking patterns
Grant 7,052,965 - Park , et al. May 30, 2
2006-05-30
Method of forming a CMOS device
App 20050156199 - Ko, Young-Gun ;   et al.
2005-07-21
Semiconductor transistor using L-shaped spacer
Grant 6,917,085 - Bae , et al. July 12, 2
2005-07-12
Method of fabricating a semiconductor device having an L-shaped spacer
Grant 6,869,839 - Lee , et al. March 22, 2
2005-03-22
Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same
App 20050040472 - Oh, Myoung-hwan ;   et al.
2005-02-24
Method of fabricating semiconductor device having notched gate
Grant 6,858,907 - Ryu , et al. February 22, 2
2005-02-22
Semiconductor device having silicon on insulator and fabricating method therefor
Grant 6,844,223 - Ko , et al. January 18, 2
2005-01-18
Methods of fabricating MOS field effect transistors with pocket regions
App 20040219724 - Park, Chang-hyun ;   et al.
2004-11-04
Methods of forming integrated circuit devices using buffer layers covering conductive/insulating interfaces
App 20040185608 - Oh, Myoung-hwan ;   et al.
2004-09-23
MOS transistor with elevated source and drain structures and method of fabrication thereof
App 20040169221 - Ko, Young-Gun ;   et al.
2004-09-02
Method of fabricating semiconductor device having L-shaped spacer
Grant 6,770,540 - Ko August 3, 2
2004-08-03
Method Of Fabricating A Semiconductor Device Having An L-shaped Spacer
App 20040097031 - Lee, Sang-jin ;   et al.
2004-05-20
Semiconductor transistor using L-shaped spacer and method of fabricating the same
App 20040079976 - Bae, Geum-Jong ;   et al.
2004-04-29
SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same
Grant 6,706,569 - Kim , et al. March 16, 2
2004-03-16
SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same
Grant 6,703,280 - Kim , et al. March 9, 2
2004-03-09
Semiconductor device having silicon on insulator and fabricating method therefor
Grant 6,693,325 - Ko , et al. February 17, 2
2004-02-17
Semiconductor transistor using L-shaped spacer and method of fabricating the same
Grant 6,693,013 - Bae , et al. February 17, 2
2004-02-17
Semiconductor device having silicon on insulator and fabricating method therefor
Grant 6,689,648 - Ko , et al. February 10, 2
2004-02-10
SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same
App 20030143785 - Kim, Young-Wug ;   et al.
2003-07-31
SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same
App 20030057455 - Kim, Young-Wug ;   et al.
2003-03-27
SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same
Grant 6,521,959 - Kim , et al. February 18, 2
2003-02-18
Method of fabricating semiconductor device having L-shaped spacer
App 20030027414 - Ko, Young-gun
2003-02-06
SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same
Grant 6,498,370 - Kim , et al. December 24, 2
2002-12-24
Semiconductor transistor using L-shaped spacer and method of fabricating the same
App 20020182795 - Bae, Geum-Jong ;   et al.
2002-12-05
Method of fabricating semiconductor device having notched gate
App 20020142523 - Ryu, Hyuk-Ju ;   et al.
2002-10-03
Semiconductor device having silicon on insulator and fabricating method therefor
App 20020119608 - Ko, Young-Gun ;   et al.
2002-08-29
Semiconductor device having silicon on insulator and fabricating method therefor
Grant 6,407,429 - Ko , et al. June 18, 2
2002-06-18
Soi semiconductor integrated circuit for eliminating floating body effects in soi mosfets and method of fabricating the same
App 20010031518 - Kim, Young-Wug ;   et al.
2001-10-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed