Ko; Uming

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ko; Uming.The latest application filed is for "fast and autonomous mechanism for cpu oc protection".

Company Profile

1.38.27

Ko; Uming - Houston TX
Ko; Uming - Plano TX
Ko; Uming - Dallas TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fast and Autonomous mechanism for CPU OC protection Grant 10,275,010 - Mair , et al.	2019-04-30
Portable device and calibration method thereof Grant 10,114,437 - Zhuang , et al. October 30, 2	2018-10-30
Dual-rail power equalizer Grant 9,690,365 - Mair , et al. June 27, 2	2017-06-27
Chip package Grant 9,607,951 - Ko , et al. March 28, 2	2017-03-28
Control method of clock gating for dithering in the clock signal to mitigate voltage transients Grant 9,600,024 - Mair , et al. March 21, 2	2017-03-21
Fast and Autonomous Mechanism for CPU OC Protection App 20170068296 - Mair; Hugh Thomas ; et al.	2017-03-09
Portable Device And Calibration Method Thereof App 20170031405 - ZHUANG; Yi-Chang ; et al.	2017-02-02
Dual-Rail Power Equalizer App 20160320821 - Mair; Hugh Thomas ; et al.	2016-11-03
Performance, thermal and power management system associated with an integrated circuit and related method Grant 9,292,027 - Ko , et al. March 22, 2	2016-03-22
Performance, thermal and power management system associated with an integrated circuit and related method Grant 9,292,025 - Ko , et al. March 22, 2	2016-03-22
Performance, thermal and power management system associated with an integrated circuit and related method Grant 9,285,810 - Ko , et al. March 15, 2	2016-03-15
Performance, thermal and power management system associated with an integrated circuit and related method Grant 9,285,811 - Ko , et al. March 15, 2	2016-03-15
Chip Package App 20150035131 - KO; Uming ; et al.	2015-02-05
Performance, Thermal And Power Management System Associated With An Integrated Circuit And Related Method App 20150022254 - Ko; Uming ; et al.	2015-01-22
Performance, Thermal And Power Management System Associated With An Integrated Circuit And Related Method App 20150022260 - Ko; Uming ; et al.	2015-01-22
Performance, Thermal And Power Management System Associated With An Integrated Circuit And Related Method App 20150025829 - Ko; Uming ; et al.	2015-01-22
Clock Control Method For Performance Thermal And Power Management System App 20140095919 - Mair; Hugh Thomas ; et al.	2014-04-03
Performance, Thermal And Power Management System Associated With An Integrated Circuit And Related Method App 20130154723 - Ko; Uming ; et al.	2013-06-20
Apparatus, system and method of power state control Grant 8,051,313 - Li , et al. November 1, 2	2011-11-01
Memory Power Management Systems And Methods App 20110216619 - Mair; Hugh T. ; et al.	2011-09-08
Memory power management systems and methods Grant 7,961,546 - Mair , et al. June 14, 2	2011-06-14
System and method for auto-power gating synthesis for active leakage reduction Grant 7,920,020 - Wang , et al. April 5, 2	2011-04-05
System And Method For Auto-power Gating Synthesis For Active Leakage Reduction App 20100253387 - WANG; ALICE ; et al.	2010-10-07
System and method for auto-power gating synthesis for active leakage reduction Grant 7,760,011 - Wang , et al. July 20, 2	2010-07-20
Memory Power Management Systems and Methods App 20100103760 - Mair; Hugh T. ; et al.	2010-04-29
Ultra low area overhead retention flip-flop for power-down applications Grant 7,639,056 - Gururajarao , et al. December 29, 2	2009-12-29
Dual mode SRAM architecture for voltage scaling and power management Grant 7,630,270 - Ko , et al. December 8, 2	2009-12-08
Apparatus, System and Method of Power State Control App 20090267638 - Li; Bixia ; et al.	2009-10-29
Potential and rate adjust header switch circuitry reducing transient current Grant 7,570,100 - Dong , et al. August 4, 2	2009-08-04
Performance and area scalable cell architecture technology Grant 7,564,077 - Ko , et al. July 21, 2	2009-07-21
Integrated circuit with dynamically controlled voltage supply Grant 7,519,925 - Issa , et al. April 14, 2	2009-04-14
System and Method for Auto-Power Gating Synthesis for Active Leakage Reduction App 20090039952 - Wang; Alice ; et al.	2009-02-12
Power Management Electronic Circuits, Systems, And Methods And Processes Of Manufacture App 20080307240 - Dahan; Franck ; et al.	2008-12-11
Dual Mode Sram Architecture For Voltage Scaling And Power Management App 20080043560 - Ko; Uming ; et al.	2008-02-21
Performance and Area Scalable Cell Architecture Technology App 20070290270 - Ko; Uming ; et al.	2007-12-20
System and method for IDDQ measurement in system on a chip (SOC) design Grant 7,282,905 - Chen , et al. October 16, 2	2007-10-16
Switch structure for reduced voltage fluctuation in power domains and sub-domains Grant 7,180,208 - Chen , et al. February 20, 2	2007-02-20
Integrated circuit dynamic parameter management in response to dynamic energy evaluation Grant 7,162,652 - Issa , et al. January 9, 2	2007-01-09
Ultra low area overhead retention flip-flop for power-down applications App 20060267654 - Gururajarao; Sumanth Katte ; et al.	2006-11-30
Retention register for system-transparent state retention Grant 7,091,766 - Ko , et al. August 15, 2	2006-08-15
System and method for IDDQ measurement in system on a chip (SOC) design App 20060125470 - Chen; Wei ; et al.	2006-06-15
Switch driver with slew rate control App 20060033551 - Dong; Wei ; et al.	2006-02-16
Retention register with normal functionality independent of retention power supply Grant 6,989,702 - Ko , et al. January 24, 2	2006-01-24
Integrated circuit with dynamically controlled voltage supply App 20050273742 - Issa, Sami ; et al.	2005-12-08
Switch structure for reduced voltage fluctuation in power domains and sub-domains App 20050146228 - Chen, Wei ; et al.	2005-07-07
Integrated circuit dynamic parameter management in response to dynamic energy evaluation App 20040260958 - Issa, Sami ; et al.	2004-12-23
Input/output architecture for integrated circuits with efficeint positioning of integrated circuit elements App 20040174646 - Ko, Uming	2004-09-09
Retention register with normal functionality independent of retention power supply App 20040051574 - Ko, Uming ; et al.	2004-03-18
Rentention register for system-transparent state retention App 20040008071 - Ko, Uming ; et al.	2004-01-15
Data processing with progressive, adaptive, CPU-driven power management Grant 6,192,479 - Ko February 20, 2	2001-02-20
Apparatus, system and method for control of speed of operation and power consumption of a memory Grant 6,151,262 - Haroun , et al. November 21, 2	2000-11-21
Family of logic circuits emploting mosfets of differing thershold voltages Grant 6,133,762 - Hill , et al. October 17, 2	2000-10-17
Hybrid dual threshold transistor registers Grant 5,982,211 - Ko November 9, 1	1999-11-09
Multiplexer circuits Grant 5,955,912 - Ko September 21, 1	1999-09-21
Integrated circuits for low power dissipation in signaling between different-voltage on chip regions Grant 5,852,370 - Ko December 22, 1	1998-12-22
Microprocessor burst mode data transfer ordering circuitry and method Grant 5,809,514 - Nasserbakht , et al. September 15, 1	1998-09-15
Low power approach to state sequencing and sequential memory addressing in electronic systems Grant 5,793,317 - Ko August 11, 1	1998-08-11
Low-power design techniques for high-performance CMOS circuits Grant 5,787,011 - Ko July 28, 1	1998-07-28
CPU, memory controller, bus bridge integrated circuits, layout structures, system and methods Grant 5,784,291 - Chen , et al. July 21, 1	1998-07-21
Short circuit power optimization for CMOS circuits Grant 5,612,636 - Ko March 18, 1	1997-03-18
High resolution digital phase locked loop with automatic recovery logic Grant 5,552,726 - Wichman , et al. September 3, 1	1996-09-03
High performance energy efficient push pull D flip flop circuits Grant 5,552,738 - Ko September 3, 1	1996-09-03
Data processing with a self-timed approach to spurious transitions Grant 5,475,320 - Ko December 12, 1	1995-12-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.