Kelkar; Kapil

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kelkar; Kapil.The latest application filed is for "controlled resistance integrated snubber for power switching device".

Company Profile

3.13.14

Kelkar; Kapil - Torrance CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Controlled resistance integrated snubber for power switching device Grant 11,217,577 - Burke , et al. January 4, 2	2022-01-04
Controlled Resistance Integrated Snubber for Power Switching Device App 20200185377 - Burke; Hugo ; et al.	2020-06-11
Controlled resistance integrated snubber for power switching device Grant 10,593,664 - Burke , et al.	2020-03-17
Method of fabricating a power semiconductor device Grant 10,483,359 - Henson , et al. Nov	2019-11-19
Block commutation to reduce inverter losses for BLDC drives Grant 10,374,533 - Prabhala , et al.	2019-08-06
Block Commutation To Reduce Inverter Losses For Bldc Drives App 20190157994 - Prabhala; Venkata Anand ; et al.	2019-05-23
Controlled Resistance Integrated Snubber for Power Switching Device App 20180182750 - Burke; Hugo ; et al.	2018-06-28
Method of forming a semiconductor structure having integrated snubber resistance Grant 9,966,464 - Kelkar , et al. May 8, 2	2018-05-08
Method of Fabricating a Power Semiconductor Device App 20170330942 - Henson; Timothy D. ; et al.	2017-11-16
Power semiconductor device with contiguous gate trenches and offset source trenches Grant 9,818,743 - Kelkar , et al. November 14, 2	2017-11-14
Semiconductor device with a field plate double trench having a thick bottom dielectric Grant 9,735,241 - Henson , et al. August 15, 2	2017-08-15
Method for Fabricating a Shallow and Narrow Trench FET App 20170213909 - Henson; Timothy D. ; et al.	2017-07-27
Method of Forming a Semiconductor Structure Having Integrated Snubber Resistance App 20170186861 - Kelkar; Kapil ; et al.	2017-06-29
Method for fabricating a shallow and narrow trench FET and related structures Grant 9,653,597 - Henson , et al. May 16, 2	2017-05-16
Semiconductor structure having integrated snubber resistance Grant 9,627,328 - Kelkar , et al. April 18, 2	2017-04-18
Power semiconductor device with source trench and termination trench implants Grant 9,620,583 - Kelkar , et al. April 11, 2	2017-04-11
Semiconductor Structure Having Integrated Snubber Resistance and Related Method App 20160104773 - Kelkar; Kapil ; et al.	2016-04-14
Power Semiconductor Device with Source Trench and Termination Trench Implants App 20160104766 - Kelkar; Kapil ; et al.	2016-04-14
Semiconductor device with a field plate trench having a thick bottom dielectric Grant 9,299,793 - Henson , et al. March 29, 2	2016-03-29
Semiconductor device with a thick bottom field plate trench having a single dielectric and angled sidewalls Grant 9,202,882 - Henson , et al. December 1, 2	2015-12-01
Power Semiconductor Device with Low RDSON and High Breakdown Voltage App 20150325685 - Henson; Timothy D. ; et al.	2015-11-12
Power Semiconductor Device with Contiguous Gate Trenches and Offset Source Trenches App 20140374825 - Kelkar; Kapil ; et al.	2014-12-25
Semiconductor Device with a Thick Bottom Field Plate Trench Having a Single Dielectric and Angled Sidewalls App 20140339670 - Henson; Timothy D. ; et al.	2014-11-20
Semiconductor Device with a Field Plate Trench Having a Thick Bottom Dielectric App 20140339669 - Henson; Timothy D. ; et al.	2014-11-20
Semiconductor Device with a Field Plate Double Trench Having a Thick Bottom Dielectric App 20140339651 - Henson; Timothy D. ; et al.	2014-11-20
Method for fabricating a shallow and narrow trench FETand related structures App 20110284950 - Henson; Timothy D. ; et al.	2011-11-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.