Kauffman; Ralph

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kauffman; Ralph.The latest application filed is for "shallow trench isolation by atomic-level silicon reconstruction".

Company Profile

0.12.7

Kauffman; Ralph - Boise ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Shallow trench isolation by atomic-level silicon reconstruction App 20080268611 - Li; Jiutao ; et al.	2008-10-30
Shallow trench isolation by atomic-level silicon reconstruction Grant 7,432,148 - Li , et al. October 7, 2	2008-10-07
Shallow trench isolation by atomic-level silicon reconstruction App 20070048927 - Li; Jiutao ; et al.	2007-03-01
Imager with gradient doped EPI layer App 20070045682 - Hong; Sungkwon C. ; et al.	2007-03-01
Interconnects including members integral with bit lines, as well as metal nitride and metal silicide, and methods for fabricating interconnects and semiconductor device structures including the interconnects App 20060237821 - Lee; Ruojia ; et al.	2006-10-26
Aluminum interconnects with metal silicide diffusion barriers Grant 7,057,285 - Lee , et al. June 6, 2	2006-06-06
Aluminum interconnects with metal silicide diffusion barriers App 20050023587 - Lee, Ruojia ; et al.	2005-02-03
Aluminum-filled self-aligned trench for stacked capacitor structure and methods Grant 6,787,428 - Lee , et al. September 7, 2	2004-09-07
Aluminum-filled self-aligned trench for stacked capacitor structure and methods Grant 6,720,605 - Lee , et al. April 13, 2	2004-04-13
Aluminum-filled self-aligned trench for stacked capacitor structure and methods App 20020177272 - Lee, Ruojia ; et al.	2002-11-28
Fuse, memory incorporating same and method App 20020016055 - Lee, Roger ; et al.	2002-02-07
Nonvolatile floating gate memory with improved interpoly dielectric Grant 6,274,902 - Kauffman , et al. August 14, 2	2001-08-14
Method for making a floating gate memory with improved interpoly dielectric Grant 6,177,311 - Kauffman , et al. January 23, 2	2001-01-23
Nonvolatile floating gate memory with improved interpoly dielectric Grant 6,157,059 - Kauffman , et al. December 5, 2	2000-12-05
Programmable non-volatile memory cell and method of forming a non-volatile memory cell Grant 6,137,133 - Kauffman , et al. October 24, 2	2000-10-24
Programmable non-volatile memory cell and method of forming a non-volatile memory cell Grant 6,117,728 - Kauffman , et al. September 12, 2	2000-09-12
Nonvolatile floating gate memory with improved interploy dielectric Grant 5,780,891 - Kauffman , et al. July 14, 1	1998-07-14
Programmable non-volatile memory cell and method of forming a non-volatile memory cell Grant 5,751,039 - Kauffman , et al. May 12, 1	1998-05-12
Method of forming a non-volatile memory array Grant 5,661,054 - Kauffman , et al. August 26, 1	1997-08-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.