loadpatents
Patent applications and USPTO patent grants for Jones; Harris C..The latest application filed is for "process for making a planar integrated circuit interconnect".
Patent | Date |
---|---|
Technique for extending the limits of photolithography Grant 6,337,516 - Jones , et al. January 8, 2 | 2002-01-08 |
Process for making a planar integrated circuit interconnect App 20010054766 - Dirahoui, Bachir ;   et al. | 2001-12-27 |
Process of manufacturing a dram cell capacitor having increased trench capacitance App 20010023956 - Collins, Christopher N. ;   et al. | 2001-09-27 |
Technique for extending the limits of photolithography Grant 6,140,217 - Jones , et al. October 31, 2 | 2000-10-31 |
Selective fluorocarbon-based RIE process utilizing a nitrogen additive Grant 5,284,549 - Barnes , et al. February 8, 1 | 1994-02-08 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.