Jayavant; Rajeev

Patent Applications and Registrations

Patent applications and USPTO patent grants for Jayavant; Rajeev.The latest application filed is for "system and method for entering and exiting sleep mode in a graphics subsystem".

Company Profile

2.12.3

Jayavant; Rajeev - Sunnyvale CA
Jayavant; Rajeev - Fort Collins CO
Jayavant; Rajeev - Ft. Collins CO
Jayavant; Rajeev - Phoenix AZ

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method for entering and exiting sleep mode in a graphics subsystem Grant 10,817,043 - Jayavant , et al. October 27, 2	2020-10-27
System And Method For Entering And Exiting Sleep Mode In A Graphics Subsystem App 20130027413 - JAYAVANT; Rajeev ; et al.	2013-01-31
Method and apparatus for sampling non-power of two dimension texture maps Grant 7,256,792 - Donovan , et al. August 14, 2	2007-08-14
Method and apparatus for sampling non-power of two dimension texture maps Grant 7,136,071 - Donovan , et al. November 14, 2	2006-11-14
Circuitry and systems for performing two-dimensional motion compensation using a three-dimensional pipeline and methods of operating the same Grant 6,967,659 - Jayavant , et al. November 22, 2	2005-11-22
Cache memory and method of operation Grant 6,718,439 - Jayavant April 6, 2	2004-04-06
Dynamic replacement technique in a shared cache Grant 6,591,347 - Tischler , et al. July 8, 2	2003-07-08
Dynamic Replacement Technique In A Shared Cache App 20010049771 - TISCHLER, BRETT A. ; et al.	2001-12-06
Method and apparatus for reducing power consumption in digital electronic circuits Grant RE36,839 - Simmons , et al. August 29, 2	2000-08-29
PCI bus with reduced number of signals Grant 5,826,048 - Dempsey , et al. October 20, 1	1998-10-20
Computing device having semi-dedicated high speed bus Grant 5,717,875 - Cutlerywala , et al. February 10, 1	1998-02-10
Method and apparatus for reducing power consumption in digital electronic circuits Grant 5,585,745 - Simmons , et al. December 17, 1	1996-12-17
Method and apparatus for simultaneously minimizing storage and maximizing total memory bandwidth for a repeating pattern Grant 5,454,076 - Cain , et al. September 26, 1	1995-09-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.