loadpatents
name:-0.021549940109253
name:-0.013442039489746
name:-0.020017862319946
Imthurn; George Pete Patent Filings

Imthurn; George Pete

Patent Applications and Registrations

Patent applications and USPTO patent grants for Imthurn; George Pete.The latest application filed is for "series shunt biasing method to reduce parasitic loss in a radio frequency switch".

Company Profile
21.11.18
  • Imthurn; George Pete - San Diego CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Optically powered switch and method for operating an optically powered switch
Grant 11,277,677 - Imthurn , et al. March 15, 2
2022-03-15
Series Shunt Biasing Method To Reduce Parasitic Loss In A Radio Frequency Switch
App 20210351811 - VEDULA; Ravi Pramod Kumar ;   et al.
2021-11-11
Eeprom Device With Bottom Gate Structure
App 20210257488 - RICHAUD; Jean ;   et al.
2021-08-19
Backside Contact Of A Semiconductor Device
App 20210242322 - LIANG; Qingqing ;   et al.
2021-08-05
High voltage (HV) metal oxide semiconductor field effect transistor (MOSFET) in semiconductor on insulator (SOI) technology
Grant 11,081,582 - Liang , et al. August 3, 2
2021-08-03
Backside contact of a semiconductor device
Grant 11,081,559 - Liang , et al. August 3, 2
2021-08-03
Laterally diffused metal oxide semiconductor (LDMOS) transistor on a semiconductor on insulator (SOI) layer with a backside device
Grant 10,903,357 - Goktepeli , et al. January 26, 2
2021-01-26
Silicon-on-insulator backside contacts
Grant 10,896,958 - Goktepeli , et al. January 19, 2
2021-01-19
Non-volatile Memory (nvm) Structure Using Hot Carrier Injection (hci)
App 20200373315 - LIANG; Qingqing ;   et al.
2020-11-26
Non-volatile Memory (nvm) Structure With Front And Back Gates
App 20200365740 - LIANG; Qingqing ;   et al.
2020-11-19
Non-volatile memory (NVM) structure with front and back gates
Grant 10,840,383 - Liang , et al. November 17, 2
2020-11-17
Antifuse Memory Cells
App 20200235107 - GOKTEPELI; Sinan ;   et al.
2020-07-23
Capacitance Balance In Dual Sided Contact Switch
App 20200204175 - LIANG; Qingqing ;   et al.
2020-06-25
High Voltage (hv) Metal Oxide Semiconductor Field Effect Transistor (mosfet) In Semiconductor On Insulator (soi) Technology
App 20200185522 - LIANG; Qingqing ;   et al.
2020-06-11
Radio frequency silicon-on-insulator integrated heterojunction bipolar transistor
Grant 10,680,086 - Goktepeli , et al.
2020-06-09
Monolithic Integration Of Gan Hemt And Si Cmos
App 20200135766 - Dutta; Ranadeep ;   et al.
2020-04-30
Transistor layout for improved harmonic performance
Grant 10,637,411 - Vedula , et al.
2020-04-28
High voltage (HV) metal oxide semiconductor field effect transistor (MOSFET) in semiconductor on insulator (SOI) technology
Grant 10,600,910 - Liang , et al.
2020-03-24
Silicon-on-insulator Backside Contacts
App 20200091294 - GOKTEPELI; Sinan ;   et al.
2020-03-19
Bulk layer transfer processing with backside silicidation
Grant 10,559,520 - Goktepeli , et al. Feb
2020-02-11
Silicon-on-insulator backside contacts
Grant 10,522,626 - Goktepeli , et al. Dec
2019-12-31
High Voltage (hv) Metal Oxide Semiconductor Field Effect Transistor (mosfet) In Semiconductor On Insulator (soi) Technology
App 20190393340 - LIANG; Qingqing ;   et al.
2019-12-26
Radio Frequency Silicon-on-insulator Integrated Heterojunction Bipolar Transistor
App 20190386121 - GOKTEPELI; Sinan ;   et al.
2019-12-19
Silicon-on-insulator Backside Contacts
App 20190371890 - GOKTEPELI; Sinan ;   et al.
2019-12-05
Bulk Layer Transfer Based Switch With Backside Silicidation
App 20190371891 - GOKTEPELI; Sinan ;   et al.
2019-12-05
Forming A Modified Layer Within A Radio Frequency (rf) Substrate For Forming A Layer Transferred Rf Filter-on-insulator Wafer
App 20190198461 - FANELLI; Stephen Alan ;   et al.
2019-06-27
Transistor Layout For Improved Harmonic Performance
App 20190109570 - VEDULA; Ravi Pramod Kumar ;   et al.
2019-04-11
Laterally Diffused Metal Oxide Semiconductor (ldmos) Transistor On A Semiconductor On Insulator (soi) Layer With A Backside Device
App 20190109232 - GOKTEPELI; Sinan ;   et al.
2019-04-11
Bulk Layer Transfer Processing With Backside Silicidation
App 20190103339 - GOKTEPELI; Sinan ;   et al.
2019-04-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed