loadpatents
Patent applications and USPTO patent grants for Hwang; Jiunn-Ren.The latest application filed is for "dummy pattern design for thermal annealing".
Patent | Date |
---|---|
Dummy pattern design for thermal annealing Grant 8,772,056 - Wang , et al. July 8, 2 | 2014-07-08 |
Dummy Pattern Design For Thermal Annealing App 20140106538 - Wang; Li-Ting ;   et al. | 2014-04-17 |
Method of fabricating a SONOS gate structure with dual-thickness oxide Grant 8,653,576 - Lee , et al. February 18, 2 | 2014-02-18 |
Dummy pattern design for thermal annealing Grant 8,618,610 - Wang , et al. December 31, 2 | 2013-12-31 |
Memory array with a selector connected to multiple resistive cells Grant 8,173,990 - Lee , et al. May 8, 2 | 2012-05-08 |
Dummy Pattern Design for Thermal Annealing App 20110156149 - Wang; Li-Ting ;   et al. | 2011-06-30 |
Non-volatile memory device having a generally L-shaped cross-section sidewall SONOS Grant 7,847,335 - Lee , et al. December 7, 2 | 2010-12-07 |
Sidewall SONOS Gate Structure with Dual-Thickness Oxide and Method of Fabricating the Same App 20100136779 - Lee; Tzyh-Cheang ;   et al. | 2010-06-03 |
Memory Array with a Selector Connected to Multiple Resistive Cells App 20100117045 - Lee; Tzyh-Cheang ;   et al. | 2010-05-13 |
Non-volatile memory device with polysilicon spacer and method of forming the same Grant 7,714,376 - Lee , et al. May 11, 2 | 2010-05-11 |
Memory array with a selector connected to multiple resistive cells Grant 7,663,134 - Lee , et al. February 16, 2 | 2010-02-16 |
SONOS type two-bit FinFET flash memory cell Grant 7,589,387 - Hwang , et al. September 15, 2 | 2009-09-15 |
Manufacturing of memory array and periphery Grant 7,482,231 - Lee , et al. January 27, 2 | 2009-01-27 |
Structure and method for a sidewall SONOS memory device Grant 7,482,236 - Lee , et al. January 27, 2 | 2009-01-27 |
Memory Array with a Selector Connected to Multiple Resistive Cells App 20090014836 - Lee; Tzyh-Cheang ;   et al. | 2009-01-15 |
Structure and method for a sidewall SONOS memory device Grant 7,405,119 - Lee , et al. July 29, 2 | 2008-07-29 |
Non-volatile Memory Device With Polysilicon Spacer And Method Of Forming The Same App 20080142867 - Lee; Tzyh-Cheang ;   et al. | 2008-06-19 |
Non-volatile floating gate memory cells with polysilicon storage dots and fabrication methods thereof Grant 7,355,236 - Lee , et al. April 8, 2 | 2008-04-08 |
Method of manufacturing semiconductor MOS transistor device Grant 7,326,622 - Liu , et al. February 5, 2 | 2008-02-05 |
Optical proximity correction method Grant 7,297,450 - Hwang , et al. November 20, 2 | 2007-11-20 |
Structure and method for a sidewall SONOS non-volatile memory device App 20070238237 - Lee; Tzyh-Cheang ;   et al. | 2007-10-11 |
Structure and method for a sidewall SONOS memory device App 20070212841 - Lee; Tzyh-Cheang ;   et al. | 2007-09-13 |
Semiconductor Structure And Method For Forming Thereof App 20070170500 - LIU; YI-CHENG (ALEX) ;   et al. | 2007-07-26 |
Manufacturing of memory array and periphery App 20070161174 - Lee; Tzyh-Cheang ;   et al. | 2007-07-12 |
Structure and method for a sidewall SONOS memory device App 20070161195 - Lee; Tzyh-Cheang ;   et al. | 2007-07-12 |
Non-volatile floating gate memory cells with polysilicon storage dots and fabrication methods thereof App 20070145465 - Lee; Tzyh-Cheang ;   et al. | 2007-06-28 |
Method For Patterning Hfo2-containing Dielectric App 20070117304 - Hwang; Jeng-Huey ;   et al. | 2007-05-24 |
Self-aligned conductive spacer process for sidewall control gate of high-speed random access memory App 20070096200 - Lee; Tzyh-Cheang ;   et al. | 2007-05-03 |
Semiconductor structure with silicon on insulator App 20070090491 - Hwang; Jiunn-Ren ;   et al. | 2007-04-26 |
Sidewall SONOS gate structure with dual-thickness oxide and method of fabricating the same App 20070075385 - Lee; Tzyh-Cheang ;   et al. | 2007-04-05 |
SONOS type two-bit FinFET flash memory cell App 20070076477 - Hwang; Jiunn-Ren ;   et al. | 2007-04-05 |
Method for patterning HfO2-containing dielectric Grant 7,186,657 - Hwang , et al. March 6, 2 | 2007-03-06 |
Self-aligned conductive spacer process for sidewall control gate of high-speed random access memory Grant 7,176,084 - Lee , et al. February 13, 2 | 2007-02-13 |
Semiconductor structure and method for forming thereof App 20060286730 - Liu (Alex Liu); Yi-Cheng ;   et al. | 2006-12-21 |
Self-aligned Conductive Spacer Process For Sidewall Control Gate Of High-speed Random Access Memory App 20060281254 - Lee; Tzyh-Cheang ;   et al. | 2006-12-14 |
Optical Proximity Correction Method App 20060183031 - Hwang; Jiunn-Ren ;   et al. | 2006-08-17 |
Optical proximity correction method Grant 7,063,923 - Hwang , et al. June 20, 2 | 2006-06-20 |
Method Of Manufacturing Semiconductor Mos Transistor Device App 20060099763 - Liu; Yi-Cheng ;   et al. | 2006-05-11 |
Method Of Manufacturing Semiconductor Mos Transistor Device App 20060094195 - Liu; Yi-Cheng ;   et al. | 2006-05-04 |
Method For Patterning Hfo2-containing Dielectric App 20060019452 - Hwang; Jeng-Huey ;   et al. | 2006-01-26 |
Method For Patterning Hfo2-containing Dielectric App 20060019451 - Hwang; Jeng-Huey ;   et al. | 2006-01-26 |
Method of correcting a mask layout Grant 6,974,650 - Lee , et al. December 13, 2 | 2005-12-13 |
Structure of a trapezoid-triple-gate FET Grant 6,853,031 - Liao , et al. February 8, 2 | 2005-02-08 |
Optical Proximity Correction Method App 20050009344 - Hwang, Jiunn-Ren ;   et al. | 2005-01-13 |
Photolithography process with multiple exposures Grant 6,839,126 - Yen , et al. January 4, 2 | 2005-01-04 |
Structure of a Trapezoid-Triple-Gate FET App 20040206990 - Liao, Wen-Shiang ;   et al. | 2004-10-21 |
Semiconductor structure with silicon on insulator App 20040195622 - Hwang, Jiunn-Ren ;   et al. | 2004-10-07 |
Optical Proximity Correction Method App 20040194050 - Hwang, Jiunn-Ren ;   et al. | 2004-09-30 |
Correcting the polygon feature pattern with an optical proximity correction method Grant 6,767,679 - Hsieh , et al. July 27, 2 | 2004-07-27 |
Method of forming opening in wafer layer Grant 6,680,163 - Hwang , et al. January 20, 2 | 2004-01-20 |
Optical proximity correction method App 20040009409 - Hwang, Jiunn-Ren ;   et al. | 2004-01-15 |
Method of forming opening in wafer layer Grant 6,664,028 - Hwang , et al. December 16, 2 | 2003-12-16 |
Multiple resist layer photolithographic process Grant 6,656,667 - Huang , et al. December 2, 2 | 2003-12-02 |
Method of correcting a mask layout App 20030211398 - Lee, Kay Ming ;   et al. | 2003-11-13 |
Optical mask correction method Grant 6,638,664 - Hsieh , et al. October 28, 2 | 2003-10-28 |
Optical proximity correction of pattern on photoresist through spacing of sub patterns Grant 6,613,485 - Huang , et al. September 2, 2 | 2003-09-02 |
Method of forming opening in wafer layer App 20030129543 - Hwang, Jiunn-Ren ;   et al. | 2003-07-10 |
Correcting the polygon feature pattern with an optical proximity correction method App 20030124441 - Hsieh, Chang-Jyh ;   et al. | 2003-07-03 |
Photolithography process with multiple exposures App 20030123039 - Yen, Yeong-Song ;   et al. | 2003-07-03 |
Silicon nitride read only memory structure and method of programming and erasure Grant 6,580,135 - Chen , et al. June 17, 2 | 2003-06-17 |
Method Of Forming Dual Damascene Structure App 20030100188 - Huang, I-Hsiung ;   et al. | 2003-05-29 |
Method of forming dual damascene structure App 20030096496 - Huang, I-Hsiung ;   et al. | 2003-05-22 |
Silicon nitride read only memory structure and method of programming and erasure App 20020190385 - Chen, Chia-Hsing ;   et al. | 2002-12-19 |
Method for dual damascene process without using gap-filling materials App 20020187629 - Huang, I-Hsiung ;   et al. | 2002-12-12 |
Alternate exposure method for improving photolithography resolution App 20020182549 - Chang, Ya-Hui ;   et al. | 2002-12-05 |
Optical mask correction method App 20020182550 - Hsieh, Chang-Jyh ;   et al. | 2002-12-05 |
Multiple resist layer photolithographic process App 20020132189 - Huang, I-Hsiung ;   et al. | 2002-09-19 |
Optical proximity correction of pattern on photoresist App 20020086225 - Huang, Jui-Tsen ;   et al. | 2002-07-04 |
Method of forming opening in wafer layer App 20020068243 - Hwang, Jiunn-Ren ;   et al. | 2002-06-06 |
Electron beam photolithographic process App 20020063222 - Huang, I-Hsiung ;   et al. | 2002-05-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.