loadpatents
Patent applications and USPTO patent grants for Huang; Jyun-Siang.The latest application filed is for "method of fabricating memory structure".
Patent | Date |
---|---|
Method of fabricating memory structure Grant 9,786,794 - Cheng , et al. October 10, 2 | 2017-10-10 |
Composite impurity scheme for memory technologies Grant 9,773,554 - Lee , et al. September 26, 2 | 2017-09-26 |
Word line driver circuitry and compact memory using same Grant 9,455,007 - Lin , et al. September 27, 2 | 2016-09-27 |
Method Of Fabricating Memory Structure App 20160225911 - Cheng; Cheng-Hsien ;   et al. | 2016-08-04 |
Word Line Driver Circuitry And Compact Memory Using Same App 20160155484 - LIN; Yu-Tsung ;   et al. | 2016-06-02 |
Multi level programmable memory structure Grant 9,349,878 - Cheng , et al. May 24, 2 | 2016-05-24 |
Semiconductor element having conductive damascene structures extending perpendicular to doping strips, and manufacturing method of the same Grant 9,312,139 - Wang , et al. April 12, 2 | 2016-04-12 |
Composite Impurity Scheme For Memory Technologies App 20150279468 - LEE; CHIH-WEI ;   et al. | 2015-10-01 |
Low voltage programming in NAND flash Grant 8,947,939 - Tsai , et al. February 3, 2 | 2015-02-03 |
Multi Level Programmable Memory Structure App 20140306282 - Cheng; Cheng-Hsien ;   et al. | 2014-10-16 |
Method of programming memory and memory apparatus utilizing the method Grant 8,861,281 - Tsai , et al. October 14, 2 | 2014-10-14 |
Low voltage programming in NAND flash with two stage source side bias Grant 8,842,479 - Huang , et al. September 23, 2 | 2014-09-23 |
Semiconductor Element And Manufacturing Method And Operating Method Of The Same App 20140264545 - Wang; Ching-Hung ;   et al. | 2014-09-18 |
Multi level programmable memory structure with multiple charge storage structures and fabricating method thereof Grant 8,796,754 - Cheng , et al. August 5, 2 | 2014-08-05 |
Memory and manufacturing method thereof Grant 8,760,909 - Huang , et al. June 24, 2 | 2014-06-24 |
Hot carrier programming in NAND flash Grant 8,755,232 - Huang , et al. June 17, 2 | 2014-06-17 |
Method for erasing memory array Grant 8,665,652 - Huang , et al. March 4, 2 | 2014-03-04 |
Non-volatile memory and fabricating method thereof Grant 8,664,709 - Yan , et al. March 4, 2 | 2014-03-04 |
Hot Carrier Programming In Nand Flash App 20130322179 - HUANG; JYUN-SIANG ;   et al. | 2013-12-05 |
Memory structure Grant 8,569,822 - Huang , et al. October 29, 2 | 2013-10-29 |
Hot carrier programming in NAND flash Grant 8,531,886 - Huang , et al. September 10, 2 | 2013-09-10 |
Memory array and method for programming memory array Grant 8,520,439 - Tsai , et al. August 27, 2 | 2013-08-27 |
Memory Array And Method For Programming Memory Array App 20130176789 - Tsai; Wen-Jer ;   et al. | 2013-07-11 |
Memory Structure And Fabricating Method Thereof App 20130105882 - Huang; Jyun-Siang ;   et al. | 2013-05-02 |
Memory And Manufacturing Method Thereof App 20130099303 - Huang; Jyun-Siang ;   et al. | 2013-04-25 |
Low Voltage Programming In Nand Flash With Two Stage Source Side Bias App 20130088920 - HUANG; JYUN-SIANG ;   et al. | 2013-04-11 |
Method For Erasing Memory Array App 20120327721 - Huang; Jyun-Siang ;   et al. | 2012-12-27 |
Memory Structure And Fabricating Method Thereof App 20120326222 - Cheng; Cheng-Hsien ;   et al. | 2012-12-27 |
Method Of Programming Memory And Memory Apparatus Utilizing The Method App 20120287724 - Tsai; Ping-Hung ;   et al. | 2012-11-15 |
Operation methods for memory cell and array for reducing punch through leakage Grant 8,218,364 - Chong , et al. July 10, 2 | 2012-07-10 |
Low Voltage Programming In Nand Flash App 20120081962 - Tsai; Ping-Hung ;   et al. | 2012-04-05 |
Memory array and method for manufacturing and operating the same Grant 8,143,665 - Huang , et al. March 27, 2 | 2012-03-27 |
Operation methods for memory cell and array for reducing punch through leakage Grant 8,139,416 - Chong , et al. March 20, 2 | 2012-03-20 |
Non-volatile Memory And Fabricating Method Thereof App 20120018790 - YAN; SHIH-GUEI ;   et al. | 2012-01-26 |
Operation Methods For Memory Cell And Array For Reducing Punch Through Leakage App 20120002484 - CHONG; LIT-HO ;   et al. | 2012-01-05 |
Hot Carrier Programming In Nand Flash App 20110305088 - HUANG; JYUN-SIANG ;   et al. | 2011-12-15 |
Operation Methods For Memory Cell And Array For Reducing Punch Through Leakage App 20110242891 - CHONG; LIT-HO ;   et al. | 2011-10-06 |
Electrically isolated gated diode nonvolatile memory Grant 7,995,384 - Ou , et al. August 9, 2 | 2011-08-09 |
Operation methods for memory cell and array for reducing punch through leakage Grant 7,974,127 - Chong , et al. July 5, 2 | 2011-07-05 |
Memory Cell And Manufacturing Method Thereof And Memory Structure App 20110079840 - Huang; Jyun-Siang ;   et al. | 2011-04-07 |
Memory apparatus and method thereof for operating memory Grant 7,864,594 - Tsai , et al. January 4, 2 | 2011-01-04 |
Memory Array And Method For Manufacturing And Operating The Same App 20100176437 - Huang; Jyun-Siang ;   et al. | 2010-07-15 |
Electrically Isolated Gated Diode Nonvolatile Memory App 20100039867 - Ou; Tien-Fan ;   et al. | 2010-02-18 |
Operation Methods For Memory Cell And Array For Reducing Punch Through Leakage App 20090116286 - Chong; Lit-Ho ;   et al. | 2009-05-07 |
Memory Apparatus And Method Thereof For Operating Memory App 20090116284 - Tsai; Wen-Jer ;   et al. | 2009-05-07 |
Operation Methods For Memory Cell And Array Thereof Immune To Punchthrough Leakage App 20090116287 - OU; TIEN-FAN ;   et al. | 2009-05-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.