loadpatents
name:-0.028688192367554
name:-0.023913860321045
name:-0.00044894218444824
Hilliger; Andreas Patent Filings

Hilliger; Andreas

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hilliger; Andreas.The latest application filed is for "self-aligned v0-contact for cell size reduction".

Company Profile
0.22.22
  • Hilliger; Andreas - Kanagawa-ken JP
  • Hilliger; Andreas - Dresden DE
  • Hilliger; Andreas - Taipei-shi TW
  • Hilliger; Andreas - Kanagawa JP
  • Hilliger; Andreas - Taipei TW
  • Hilliger; Andreas - Yokohama JP
  • Hilliger, Andreas - Yokohama-shi JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Self-aligned V0-contact for cell size reduction
Grant 7,378,700 - Lian , et al. May 27, 2
2008-05-27
Formation of a contact in a device, and the device including the contact
Grant 7,101,785 - Hilliger , et al. September 5, 2
2006-09-05
Method for producing an integrated circuit
Grant 7,084,027 - Hilliger , et al. August 1, 2
2006-08-01
Self-aligned V0-contact for cell size reduction
App 20060151819 - Lian; Jingyu ;   et al.
2006-07-13
Device for inhibiting hydrogen damage in ferroelectric capacitor devices
Grant 7,071,506 - Moon , et al. July 4, 2
2006-07-04
Self-aligned V0-contact for cell size reduction
Grant 7,061,035 - Lian , et al. June 13, 2
2006-06-13
Semiconductor Device
App 20060102941 - Itokawa; Hiroshi ;   et al.
2006-05-18
Semiconductor device
Grant 7,042,037 - Itokawa , et al. May 9, 2
2006-05-09
Sidewall structure and method of fabrication for reducing oxygen diffusion to contact plugs during CW hole reactive ion etch processing
Grant 7,042,705 - Zhuang , et al. May 9, 2
2006-05-09
Barrier stack with improved barrier properties
Grant 7,009,230 - Moon , et al. March 7, 2
2006-03-07
Ferroelectric capacitor devices and FeRAM devices
Grant 7,002,196 - Hilliger , et al. February 21, 2
2006-02-21
Side-wall barrier structure and method of fabrication
Grant 6,946,735 - Gernhardt , et al. September 20, 2
2005-09-20
Semiconductor device and method of manufacturing the same
Grant 6,906,908 - Yabuki , et al. June 14, 2
2005-06-14
Device and method for forming ferroelectric capacitor devices and FeRAM devices
App 20050106759 - Hilliger, Andreas ;   et al.
2005-05-19
Self-aligned Vo-contact for cell size reduction
App 20050082583 - Lian, Jingyu ;   et al.
2005-04-21
Device and method for inhibiting hydrogen damage in ferroelectric capacitor devices
App 20050051819 - Moon, Bum-Ki ;   et al.
2005-03-10
Ferroelectric memory integrated circuit with improved reliability
Grant 6,858,442 - Hilliger , et al. February 22, 2
2005-02-22
Semiconductor device having ferroelectric film and manufacturing method thereof
Grant 6,855,565 - Kanaya , et al. February 15, 2
2005-02-15
Formation of a contact in a device, and the device including the contact
App 20050020054 - Hilliger, Andreas ;   et al.
2005-01-27
Multi-layer Barrier Allowing Recovery Anneal For Ferroelectric Capacitors
App 20050013091 - Hilliger, Andreas ;   et al.
2005-01-20
Multi-layer barrier allowing recovery anneal for ferroelectric capacitors
Grant 6,839,220 - Hilliger , et al. January 4, 2
2005-01-04
Memory Architecture With Series Grouped By Cells
App 20040232457 - Wohlfahrt, Joerg ;   et al.
2004-11-25
Reducing stress in integrated circuits
Grant 6,815,234 - Wellhausen , et al. November 9, 2
2004-11-09
Process for fabrication of ferroelectric devices with reduced hydrogen ion damage
App 20040206993 - Hornik, Karl ;   et al.
2004-10-21
Suppression of electrode re-crystallisation in a ferrocapacitor
App 20040201049 - Gernhardt, Stefan ;   et al.
2004-10-14
Memory architecture with series grouped by cells
Grant 6,800,890 - Wohlfahrt , et al. October 5, 2
2004-10-05
Barrier Stack with Improved Barrier Properties
App 20040178431 - Moon, Bum Ki ;   et al.
2004-09-16
Barrier stack with improved barrier properties
Grant 6,787,831 - Moon , et al. September 7, 2
2004-09-07
Methods of forming electrical connections within ferroelectric devices
App 20040163233 - Gernhardt, Stefan ;   et al.
2004-08-26
Ferroelectric Memory Integrated Circuit With Improved Reliability
App 20040166629 - Hilliger, Andreas ;   et al.
2004-08-26
Sidewall structure and method of fabrication for reducing oxygen diffusion to contact plugs during CW hole reactive ion etch processing
App 20040149477 - Zhuang, Haoren ;   et al.
2004-08-05
Reducing Stress In Integrated Circuits
App 20040124452 - Wellhausen, Uwe ;   et al.
2004-07-01
Side-wall barrier structure and method of fabrication
App 20040104471 - Gernhardt, Stefan ;   et al.
2004-06-03
Semiconductor device having ferroelectric film and manufacturing method thereof
App 20040099894 - Kanaya, Hiroyuki ;   et al.
2004-05-27
Memory architecture with memory cell groups
Grant 6,724,026 - Jacob , et al. April 20, 2
2004-04-20
Memory Architecture With Memory Cell Groups
App 20040056286 - Jacob, Michael ;   et al.
2004-03-25
Method for producing an integrated circuit
App 20040014310 - Hilliger, Andreas ;   et al.
2004-01-22
Semiconductor device having ferroelectric film and manufacturing method thereof
Grant 6,677,630 - Kanaya , et al. January 13, 2
2004-01-13
Semiconductor Device Having Ferroelectric Film And Manufacturing Method Thereof
App 20030234411 - Kanaya, Hiroyuki ;   et al.
2003-12-25
Contact formation
App 20030224536 - Hilliger, Andreas ;   et al.
2003-12-04
Memory cells with improved reliability
Grant 6,621,683 - Moon , et al. September 16, 2
2003-09-16
Capacitor over plug structure
Grant 6,614,642 - Moon , et al. September 2, 2
2003-09-02
Contact for memory cells
Grant 6,611,449 - Hilliger August 26, 2
2003-08-26
Barrier stack with improved barrier properties
App 20030132469 - Moon, Bum Ki ;   et al.
2003-07-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed