loadpatents
name:-0.19101214408875
name:-0.19704389572144
name:-0.021859884262085
HIGASHITANI; Masaaki Patent Filings

HIGASHITANI; Masaaki

Patent Applications and Registrations

Patent applications and USPTO patent grants for HIGASHITANI; Masaaki.The latest application filed is for "memory device including a ferroelectric semiconductor channel and methods of forming the same".

Company Profile
31.200.200
  • HIGASHITANI; Masaaki - Cupertino CA
  • - Cupertino CA US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory Device Including A Ferroelectric Semiconductor Channel And Methods Of Forming The Same
App 20220310655 - RABKIN; Peter ;   et al.
2022-09-29
Memory Device Including A Ferroelectric Semiconductor Channel And Methods Of Forming The Same
App 20220310656 - RABKIN; Peter ;   et al.
2022-09-29
Non-volatile memory with capacitors using metal under signal line or above a device capacitor
Grant 11,444,016 - Lin , et al. September 13, 2
2022-09-13
Semiconductor die containing silicon nitride stress compensating regions and method for making the same
Grant 11,430,745 - Wu , et al. August 30, 2
2022-08-30
Bonded assembly formed by hybrid wafer bonding using selectively deposited metal liners
Grant 11,424,215 - Hou , et al. August 23, 2
2022-08-23
Bonded Semiconductor Die Assembly With Metal Alloy Bonding Pads And Methods Of Forming The Same
App 20220246562 - HOU; Lin ;   et al.
2022-08-04
Semiconductor device containing bit lines separated by air gaps and methods for forming the same
Grant 11,387,142 - Matsuno , et al. July 12, 2
2022-07-12
Bonded Three-dimensional Memory Devices With Backside Source Power Supply Mesh And Methods Of Making The Same
App 20220208748 - RABKIN; Peter ;   et al.
2022-06-30
Bonded die assembly containing a manganese-containing oxide bonding layer and methods for making the same
Grant 11,362,079 - Wu , et al. June 14, 2
2022-06-14
Bonded three-dimensional memory devices and methods of making the same by replacing carrier substrate with source layer
Grant 11,355,486 - Mizutani , et al. June 7, 2
2022-06-07
Interfacial Tilt-resistant Bonded Assembly And Methods For Forming The Same
App 20220173071 - HOU; Lin ;   et al.
2022-06-02
Threshold voltage setting with boosting read scheme
Grant 11,348,649 - Sakakibara , et al. May 31, 2
2022-05-31
Interfacial tilt-resistant bonded assembly and methods for forming the same
Grant 11,348,901 - Hou , et al. May 31, 2
2022-05-31
Ferroelectric memory devices with dual dielectric confinement and methods of forming the same
Grant 11,335,790 - Rabkin , et al. May 17, 2
2022-05-17
Bonded Assembly Formed By Hybrid Wafer Bonding Using Selectively Deposited Metal Liners
App 20220149002 - HOU; Lin ;   et al.
2022-05-12
Bonded Assembly Including Interconnect-level Bonding Pads And Methods Of Forming The Same
App 20220093555 - HOU; Lin ;   et al.
2022-03-24
Embedded bonded assembly and method for making the same
Grant 11,276,705 - Wu , et al. March 15, 2
2022-03-15
Bonding pads including interfacial electromigration barrier layers and methods of making the same
Grant 11,270,963 - Wu , et al. March 8, 2
2022-03-08
Three-dimensional Memory Device With Vertical Field Effect Transistors And Method Of Making Thereof
App 20220068966 - RABKIN; Peter ;   et al.
2022-03-03
Three-dimensional Memory Device With Double-sided Stepped Surfaces And Method Of Making Thereof
App 20220045089 - MIZUTANI; Yuki ;   et al.
2022-02-10
Bonded assembly containing laterally bonded bonding pads and methods of forming the same
Grant 11,239,204 - Wu , et al. February 1, 2
2022-02-01
Boosting read scheme with back-gate bias
Grant 11,227,663 - Sakakibara , et al. January 18, 2
2022-01-18
Three-dimensional Memory Device Having Support-die-assisted Source Power Distribution And Method Of Making Thereof
App 20220013518 - KIM; Kwang-Ho ;   et al.
2022-01-13
Anisotropic Etch Apparatus With Local Etch Direction Adjustment Capability And Methods For Operating The Same
App 20210391154 - FUKATA; Syo ;   et al.
2021-12-16
Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same
Grant 11,177,284 - Rabkin , et al. November 16, 2
2021-11-16
Multi-zone Plasma-enhanced Chemical Vapor Deposition Apparatus And Methods For Operating The Same
App 20210351059 - MURAKAMI; Shoichi ;   et al.
2021-11-11
Deposition Apparatus Including An Off-axis Lift-and-rotation Unit And Methods For Operating The Same
App 20210348272 - MURAKAMI; Shoichi ;   et al.
2021-11-11
Multi-zone Plasma-enhanced Chemical Vapor Deposition Apparatus And Methods For Operating The Same
App 20210351058 - MURAKAMI; Shoichi ;   et al.
2021-11-11
Three-dimensional memory device containing aluminum-silicon word lines and methods of manufacturing the same
Grant 11,164,883 - Rabkin , et al. November 2, 2
2021-11-02
Bonded Assembly Containing Low Dielectric Constant Bonding Dielectric And Methods Of Forming The Same
App 20210327838 - HOU; Lin ;   et al.
2021-10-21
Bonded Assembly Containing Bonding Pads Spaced Apart By Polymer Material, And Methods Of Forming The Same
App 20210320075 - HOU; Lin ;   et al.
2021-10-14
Three-dimensional memory device having support-die-assisted source power distribution and method of making thereof
Grant 11,133,297 - Kim , et al. September 28, 2
2021-09-28
Semiconductor Die Containing Silicon Nitride Stress Compensating Regions And Method For Making The Same
App 20210272912 - WU; Chen ;   et al.
2021-09-02
Ferroelectric memory devices containing a two-dimensional charge carrier gas channel and methods of making the same
Grant 11,107,516 - Rabkin , et al. August 31, 2
2021-08-31
Ferroelectric Memory Devices Containing A Two-dimensional Charge Carrier Gas Channel And Methods Of Making The Same
App 20210264959 - RABKIN; Peter ;   et al.
2021-08-26
Three-dimensional memory device containing etch stop structures and methods of making the same
Grant 11,101,284 - Pachamuthu , et al. August 24, 2
2021-08-24
Bonded assembly containing a dielectric bonding pattern definition layer and methods of forming the same
Grant 11,094,653 - Wu , et al. August 17, 2
2021-08-17
Bonded assembly containing horizontal and vertical bonding interfaces and methods of forming the same
Grant 11,088,116 - Wu , et al. August 10, 2
2021-08-10
Temperature dependent impedance mitigation in non-volatile memory
Grant 11,074,976 - Rabkin , et al. July 27, 2
2021-07-27
Bonding Pads Including Interfacial Electromigration Barrier Layers And Methods Of Making The Same
App 20210217716 - WU; Chen ;   et al.
2021-07-15
Bonded die assembly containing partially filled through-substrate via structures and methods for making the same
Grant 11,037,908 - Wu , et al. June 15, 2
2021-06-15
Boosting Read Scheme With Back-gate Bias
App 20210174881 - Sakakibara; Kiyohiko ;   et al.
2021-06-10
Hot-cold VTH mismatch using VREAD modulation
Grant 11,031,088 - Kang , et al. June 8, 2
2021-06-08
Bonded Assembly Containing Horizontal And Vertical Bonding Interfaces And Methods Of Forming The Same
App 20210159216 - WU; Chen ;   et al.
2021-05-27
Bonded Assembly Containing Laterally Bonded Bonding Pads And Methods Of Forming The Same
App 20210159215 - WU; Chen ;   et al.
2021-05-27
Bonded Assembly Containing A Dielectric Bonding Pattern Definition Layer And Methods Of Forming The Same
App 20210143115 - WU; Chen ;   et al.
2021-05-13
Threshold voltage setting with boosting read scheme
Grant 11,004,518 - Sakakibara , et al. May 11, 2
2021-05-11
Porous barrier layer for improving reliability of through-substrate via structures and methods of forming the same
Grant 11,004,773 - Wu , et al. May 11, 2
2021-05-11
Three-dimensional memory device including liner free molybdenum word lines and methods of making the same
Grant 10,991,721 - Rabkin , et al. April 27, 2
2021-04-27
Ferroelectric Memory Devices With Dual Dielectric Confinement And Methods Of Forming The Same
App 20210091204 - RABKIN; Peter ;   et al.
2021-03-25
Boosting read scheme with back-gate bias
Grant 10,957,401 - Sakakibara , et al. March 23, 2
2021-03-23
Boosting read scheme with back-gate bias
Grant 10,950,311 - Sakakibara , et al. March 16, 2
2021-03-16
Temperature Dependent Impedance Mitigation In Non-volatile Memory
App 20210065802 - Rabkin; Peter ;   et al.
2021-03-04
Embedded Bonded Assembly And Method For Making The Same
App 20210066317 - WU; Chen ;   et al.
2021-03-04
Erase operation in 3D NAND
Grant 10,923,196 - Rabkin , et al. February 16, 2
2021-02-16
Bonded Three-dimensional Memory Devices And Methods Of Making The Same By Replacing Carrier Substrate With Source Layer
App 20210035965 - MIZUTANI; Yuki ;   et al.
2021-02-04
Location dependent impedance mitigation in non-volatile memory
Grant 10,910,064 - Rabkin , et al. February 2, 2
2021-02-02
Bonded Die Assembly Containing Partially Filled Through-substrate Via Structures And Methods For Making The Same
App 20210028148 - WU; Chen ;   et al.
2021-01-28
Three-dimensional memory device containing a carbon-doped source contact layer and methods for making the same
Grant 10,903,222 - Sakakibara , et al. January 26, 2
2021-01-26
Three-dimensional Memory Device Having On-pitch Drain Select Gate Electrodes And Method Of Making The Same
App 20210005617 - KAI; James ;   et al.
2021-01-07
Boosting Read Scheme With Back-gate Bias
App 20200411112 - Sakakibara; Kiyohiko ;   et al.
2020-12-31
Boosting Read Scheme With Back-gate Bias
App 20200411115 - Sakakibara; Kiyohiko ;   et al.
2020-12-31
Threshold Voltage Setting With Boosting Read Scheme
App 20200411114 - Sakakibara; Kiyohiko ;   et al.
2020-12-31
Threshold Voltage Setting With Boosting Read Scheme
App 20200411113 - Sakakibara; Kiyohiko ;   et al.
2020-12-31
Bonded Die Assembly Containing A Manganese-containing Oxide Bonding Layer And Methods For Making The Same
App 20200395350 - WU; Chen ;   et al.
2020-12-17
Non-volatile memory with capacitors using metal under signal line or above a device capacitor
Grant 10,847,452 - Lin , et al. November 24, 2
2020-11-24
Three-dimensional memory device including liner free molybdenum word lines and methods of making the same
Grant 10,840,259 - Rabkin , et al. November 17, 2
2020-11-17
Through-array conductive via structures for a three-dimensional memory device and methods of making the same
Grant 10,840,260 - Kai , et al. November 17, 2
2020-11-17
Non-volatile memory with pool capacitor
Grant 10,825,827 - Dunga , et al. November 3, 2
2020-11-03
Porous Barrier Layer For Improving Reliability Of Through-substrate Via Structures And Methods Of Forming The Same
App 20200343161 - WU; Chen ;   et al.
2020-10-29
Non-volatile memory with pool capacitor
Grant 10,818,685 - Dunga , et al. October 27, 2
2020-10-27
Hot-cold Vth Mismatch Using Vread Modulation
App 20200321061 - Kang; Dae Wung ;   et al.
2020-10-08
Non-volatile memory with capacitors using metal under pads
Grant 10,789,992 - Lin , et al. September 29, 2
2020-09-29
Non-volatile Memory With Capacitors Using Metal Under Signal Line Or Above A Device Capacitor
App 20200294910 - Lin; Luisa ;   et al.
2020-09-17
Three-dimensional Memory Device Including Liner Free Molybdenum Word Lines And Methods Of Making The Same
App 20200295039 - RABKIN; Peter ;   et al.
2020-09-17
Non-volatile Memory With Capacitors Using Metal Under Signal Line Or Above A Device Capacitor
App 20200294909 - Lin; Luisa ;   et al.
2020-09-17
Three-dimensional memory device containing aluminum-silicon word lines and methods of manufacturing the same
Grant 10763271 -
2020-09-01
Impedance mismatch mitigation scheme that applies asymmetric voltage pulses to compensate for asymmetries from applying symmetric voltage pulses
Grant 10,755,788 - Rabkin , et al. A
2020-08-25
Three-dimensional Memory Device Containing A Carbon-doped Source Contact Layer And Methods For Making The Same
App 20200251479 - Kind Code
2020-08-06
Hot-cold VTH mismatch using VREAD modulation
Grant 10,726,926 - Kang , et al.
2020-07-28
Through-array Conductive Via Structures For A Three-dimensional Memory Device And Methods Of Making The Same
App 20200235120 - KAI; James ;   et al.
2020-07-23
Three-dimensional Memory Device With A Graphene Channel And Methods Of Making The Same
App 20200203362 - Rabkin; Peter ;   et al.
2020-06-25
Ferroelectric Memory Devices Containing A Two-dimensional Charge Carrier Gas Channel And Methods Of Making The Same
App 20200203381 - RABKIN; Peter ;   et al.
2020-06-25
Three-dimensional Memory Device Containing Etch Stop Structures And Methods Of Making The Same
App 20200194450 - Pachamuthu; Jayavel ;   et al.
2020-06-18
Memory die having wafer warpage reduction through stress balancing employing rotated three-dimensional memory arrays and method of making the same
Grant 10,658,381 - Yu , et al.
2020-05-19
Erase operation in 3D NAND flash memory including pathway impedance compensation
Grant 10,650,898 - Rabkin , et al.
2020-05-12
Impedance Mismatch Mitigation Scheme
App 20200143889 - Rabkin; Peter ;   et al.
2020-05-07
Erase Operation In 3d Nand
App 20200143888 - Rabkin; Peter ;   et al.
2020-05-07
Location Dependent Impedance Mitigation In Non-volatile Memory
App 20200143893 - Rabkin; Peter ;   et al.
2020-05-07
Hot-cold Vth Mismatch Using Vread Modulation
App 20200105349 - Kang; Dae Wung ;   et al.
2020-04-02
Three-dimensional Memory Device Having Support-die-assisted Source Power Distribution And Method Of Making Thereof
App 20200066703 - KIM; Kwang-Ho ;   et al.
2020-02-27
Three-dimensional Memory Device Including Liner Free Molybdenum Word Lines And Methods Of Making The Same
App 20200051993 - RABKIN; Peter ;   et al.
2020-02-13
Non-volatile Memory With Pool Capacitor
App 20200013794 - Dunga; Mohan ;   et al.
2020-01-09
Non-volatile Memory With Capacitors Using Metal Under Pads
App 20200013434 - Lin; Luisa ;   et al.
2020-01-09
Non-volatile Memory With Capacitors Using Metal Under Signal Line Or Above A Device Capacitor
App 20200013714 - Lin; Luisa ;   et al.
2020-01-09
Non-volatile Memory With Pool Capacitor
App 20200013795 - Dunga; Mohan ;   et al.
2020-01-09
Three-dimensional Memory Device Containing Aluminum-silicon Word Lines And Methods Of Manufacturing The Same
App 20200006364 - RABKIN; Peter ;   et al.
2020-01-02
Three-dimensional Memory Device Containing Aluminum-silicon Word Lines And Methods Of Manufacturing The Same
App 20200006374 - RABKIN; Peter ;   et al.
2020-01-02
Three-dimensional memory device having support-die-assisted source power distribution and method of making thereof
Grant 10,510,738 - Kim , et al. Dec
2019-12-17
Three-dimensional Memory Device Having Support-die-assisted Source Power Distribution And Method Of Making Thereof
App 20190221557 - KIM; Kwang-Ho ;   et al.
2019-07-18
Metal contact via structure surrounded by an air gap and method of making thereof
Grant 10,319,680 - Sel , et al.
2019-06-11
NAND boosting using dynamic ramping of word line voltages
Grant 10,297,329 - Rabkin , et al.
2019-05-21
Multiple liner interconnects for three dimensional memory devices and method of making thereof
Grant 10,115,459 - Yamada , et al. October 30, 2
2018-10-30
Offset backside contact via structures for a three-dimensional memory device
Grant 10,103,161 - Ito , et al. October 16, 2
2018-10-16
Method of making a three-dimensional memory device having a heterostructure quantum well channel
Grant 9,941,295 - Rabkin , et al. April 10, 2
2018-04-10
Three-dimensional memory device having non-uniform spacing among memory stack structures and method of making thereof
Grant 9,929,174 - Mizutani , et al. March 27, 2
2018-03-27
Inter-plane offset in backside contact via structures for a three-dimensional memory device
Grant 9,917,093 - Chu , et al. March 13, 2
2018-03-13
Methods for manufacturing ultrathin semiconductor channel three-dimensional memory devices
Grant 9,876,025 - Rabkin , et al. January 23, 2
2018-01-23
Offset Backside Contact Via Structures For A Three-dimensional Memory Device
App 20170373087 - ITO; Fumitoshi ;   et al.
2017-12-28
Inter-plane Offset In Backside Contact Via Structures For A Three-dimensional Memory Device
App 20170373078 - CHU; Cheng-Chung ;   et al.
2017-12-28
Resistive three-dimensional memory device with heterostructure semiconductor local bit line and method of making thereof
Grant 9,818,801 - Rabkin , et al. November 14, 2
2017-11-14
Ultrathin semiconductor channel three-dimensional memory devices
Grant 9,780,108 - Rabkin , et al. October 3, 2
2017-10-03
3D vertical NAND with III-V channel
Grant 9,761,604 - Rabkin , et al. September 12, 2
2017-09-12
3D NAND with partial block erase
Grant 9,711,229 - Rabkin , et al. July 18, 2
2017-07-18
Method of forming 3D vertical NAND with III-V channel
Grant 9,685,454 - Rabkin , et al. June 20, 2
2017-06-20
Reversible resistivity memory with crystalline silicon bit line
Grant 9,685,484 - Rabkin , et al. June 20, 2
2017-06-20
3D NAND with oxide semiconductor channel
Grant 9,634,097 - Rabkin , et al. April 25, 2
2017-04-25
Methods For Manufacturing Ultrathin Semiconductor Channel Three-dimensional Memory Devices
App 20170110470 - RABKIN; Peter ;   et al.
2017-04-20
Ultrathin Semiconductor Channel Three-dimensional Memory Devices
App 20170110464 - RABKIN; Peter ;   et al.
2017-04-20
Bridge line structure for bit line connection in a three-dimensional semiconductor device
Grant 9,613,975 - Huang , et al. April 4, 2
2017-04-04
NAND Boosting Using Dynamic Ramping of Word Line Voltages
App 20170062068 - Rabkin; Peter ;   et al.
2017-03-02
Partial block erase for data refreshing and open-block programming
Grant 9,563,504 - Liang , et al. February 7, 2
2017-02-07
Smart verify for programming non-volatile memory
Grant 9,564,226 - Dunga , et al. February 7, 2
2017-02-07
Memory cells using multi-pass programming
Grant 9,530,504 - Lei , et al. December 27, 2
2016-12-27
NAND boosting using dynamic ramping of word line voltages
Grant 9,530,506 - Rabkin , et al. December 27, 2
2016-12-27
Method Of Making A Three-dimensional Memory Device Having A Heterostructure Quantum Well Channel
App 20160358933 - Rabkin; Peter ;   et al.
2016-12-08
Nonvolatile storage reflow detection
Grant 9,472,270 - Liang , et al. October 18, 2
2016-10-18
Bridge Line Structure For Bit Line Connection In A Three-dimensional Semiconductor Device
App 20160293621 - Huang; Chenche ;   et al.
2016-10-06
3D Vertical NAND With III-V Channel
App 20160284723 - Rabkin; Peter ;   et al.
2016-09-29
Method Of Forming 3D Vertical NAND With III-V Channel
App 20160284724 - Rabkin; Peter ;   et al.
2016-09-29
Memory cell with high-k charge trapping layer
Grant 9,449,985 - Rabkin , et al. September 20, 2
2016-09-20
Controlling dummy word line bias during erase in non-volatile memory
Grant 9,443,597 - Dutta , et al. September 13, 2
2016-09-13
Vertical bit line wide band gap TFT decoder
Grant 9,443,907 - Rabkin , et al. September 13, 2
2016-09-13
Fabricating 3D NAND memory having monolithic crystalline silicon vertical NAND channel
Grant 9,443,865 - Rabkin , et al. September 13, 2
2016-09-13
Three-dimensional memory device having a heterostructure quantum well channel
Grant 9,425,299 - Rabkin , et al. August 23, 2
2016-08-23
Pre-program detection of threshold voltages of select gate transistors in a memory device
Grant 9,418,751 - Dutta , et al. August 16, 2
2016-08-16
Thin film transistor
Grant 9,406,781 - Rabkin , et al. August 2, 2
2016-08-02
Pre-Program Detection Of Threshold Voltages Of Select Gate Transistors In A Memory Device
App 20160217868 - Dutta; Deepanshu ;   et al.
2016-07-28
Method and apparatus for program and erase of select gate transistors
Grant 9,396,808 - Dutta , et al. July 19, 2
2016-07-19
Fabricating 3D NAND Memory Having Monolithic Crystalline Silicon Vertical NAND Channel
App 20160181272 - Rabkin; Peter ;   et al.
2016-06-23
Method of forming memory cell with high-k charge trapping layer
Grant 9,368,510 - Rabkin , et al. June 14, 2
2016-06-14
Bit line pre-charge with current reduction
Grant 9,368,222 - Dunga , et al. June 14, 2
2016-06-14
Partial Block Erase For Data Refreshing And Open-block Programming
App 20160163393 - Liang; Guirong ;   et al.
2016-06-09
High endurance non-volatile storage
Grant 9,361,986 - Chen , et al. June 7, 2
2016-06-07
NAND Boosting Using Dynamic Ramping of Word Line Voltages
App 20160148691 - Rabkin; Peter ;   et al.
2016-05-26
3D NAND With Oxide Semiconductor Channel
App 20160149004 - Rabkin; Peter ;   et al.
2016-05-26
Hybrid non-volatile memory cells for shared bit line
Grant 9,349,452 - Dunga , et al. May 24, 2
2016-05-24
Nonvolatile Storage Reflow Detection
App 20160118112 - Liang; Guirong ;   et al.
2016-04-28
Methods For Reducing Body Effect And Increasing Junction Breakdown Voltage
App 20160118128 - Hsiung; Chia-Lin ;   et al.
2016-04-28
Methods and systems to reduce location-based variations in switching characteristics of 3D ReRAM arrays
Grant 9,318,533 - Kalra , et al. April 19, 2
2016-04-19
Methods for reducing body effect and increasing junction breakdown voltage
Grant 9,312,015 - Hsiung , et al. April 12, 2
2016-04-12
Bit Line Pre-Charge With Current Reduction
App 20160099066 - Dunga; Mohan Vamsi ;   et al.
2016-04-07
3D memory having crystalline silicon NAND string channel
Grant 9,287,290 - Rabkin , et al. March 15, 2
2016-03-15
3D non-volatile memory with metal silicide interconnect
Grant 9,281,317 - Higashitani , et al. March 8, 2
2016-03-08
Method for non-volatile memory having 3D array of read/write elements with efficient decoding of vertical bit lines and word lines
Grant 9,245,629 - Samachisa , et al. January 26, 2
2016-01-26
3D non-volatile storage with wide band gap transistor decoder
Grant 9,240,420 - Rabkin , et al. January 19, 2
2016-01-19
Memory Cells Using Multi-pass Programming
App 20150371703 - Lei; Bo ;   et al.
2015-12-24
Dynamic erase depth for improved endurance of non-volatile memory
Grant 9,214,240 - Dutta , et al. December 15, 2
2015-12-15
Non-volatile memory including bit line switch transistors formed in a triple-well
Grant 9,208,889 - Toyama , et al. December 8, 2
2015-12-08
Compensation for temperature dependence of bit line resistance
Grant 9,202,579 - Hsiung , et al. December 1, 2
2015-12-01
Thin Film Transistor
App 20150318380 - Rabkin; Peter ;   et al.
2015-11-05
Vertical Bit Line Wide Band Gap TFT Decoder
App 20150311256 - Rabkin; Peter ;   et al.
2015-10-29
Vertical bit line TFT decoder for high voltage operation
Grant 9,165,933 - Rabkin , et al. October 20, 2
2015-10-20
Non-volatile storage with shared bit lines and flat memory cells
Grant 9,165,656 - Dunga , et al. October 20, 2
2015-10-20
Single-level cell endurance improvement with pre-defined blocks
Grant 9,159,406 - Higashitani , et al. October 13, 2
2015-10-13
Erase operation for 3D non-volatile memory with controllable gate-induced drain leakage current
Grant 9,142,304 - Costa , et al. September 22, 2
2015-09-22
Efficient smart verify method for programming 3D non-volatile memory
Grant 9,142,298 - Dong , et al. September 22, 2
2015-09-22
Efficient smart verify method for programming 3D non-volatile memory
Grant 9,142,302 - Dong , et al. September 22, 2
2015-09-22
System to reduce stress on word line select transistor during erase operation
Grant 9,142,305 - Dunga , et al. September 22, 2
2015-09-22
Thin film transistor
Grant 9,129,681 - Rabkin , et al. September 8, 2
2015-09-08
3D non-volatile storage with transistor decoding structure
Grant 9,123,420 - Rabkin , et al. September 1, 2
2015-09-01
Adjusting control gate overdrive of select gate transistors during programming of non-volatile memory
Grant 9,123,425 - Dong , et al. September 1, 2
2015-09-01
Vertical bit line wide band gap TFT decoder
Grant 9,105,468 - Rabkin , et al. August 11, 2
2015-08-11
Select gate bias during program of non-volatile storage
Grant 9,087,601 - Dutta , et al. July 21, 2
2015-07-21
Controlling Dummy Word Line Bias During Erase In Non-Volatile Memory
App 20150200014 - Dutta; Deepanshu ;   et al.
2015-07-16
Bit line and compare voltage modulation for sensing nonvolatile storage elements
Grant 9,082,502 - Dunga , et al. July 14, 2
2015-07-14
Erase Operation For 3D Non-Volatile Memory With Controllable Gate-Induced Drain Leakage Current
App 20150170748 - Costa; Xiying ;   et al.
2015-06-18
Defect or program disturb detection with full data recovery capability
Grant 9,053,810 - Dutta , et al. June 9, 2
2015-06-09
Erase operation for 3D non-volatile memory with controllable gate-induced drain leakage current
Grant 9,019,775 - Costa , et al. April 28, 2
2015-04-28
Dynamic bit line bias for programming non-volatile memory
Grant 9,013,928 - Dutta , et al. April 21, 2
2015-04-21
Bit Line And Compare Voltage Modulation For Sensing Nonvolatile Storage Elements
App 20150103595 - Dunga; Mohan V. ;   et al.
2015-04-16
Dynamic Bit Line Bias For Programming Non-Volatile Memory
App 20150092496 - Dutta; Deepanshu ;   et al.
2015-04-02
Bit line resistance compensation
Grant 8,988,917 - Kim , et al. March 24, 2
2015-03-24
3D Non-Volatile Storage With Transistor Decoding Structure
App 20150078090 - Rabkin; Peter ;   et al.
2015-03-19
Vread bias allocation on word lines for read disturb reduction in 3D non-volatile memory
Grant 8,982,637 - Dong , et al. March 17, 2
2015-03-17
Program and read operations for 3D non-volatile memory based on memory hole diameter
Grant 8,982,626 - Dong , et al. March 17, 2
2015-03-17
Method and apparatus for program and erase of select gate transistors
Grant 8,982,629 - Dutta , et al. March 17, 2
2015-03-17
Vertical Bit Line Wide Band Gap Tft Decoder
App 20150069320 - Rabkin; Peter ;   et al.
2015-03-12
3d Non-volatile Storage With Wide Band Gap Transistor Decoder
App 20150069377 - Rabkin; Peter ;   et al.
2015-03-12
Vread Bias Allocation On Word Lines For Read Disturb Reduction In 3d Non-volatile Memory
App 20150070998 - Dong; Yingda ;   et al.
2015-03-12
3D Non-Volatile Memory With Metal Silicide Interconnect
App 20150054046 - Higashitani; Masaaki ;   et al.
2015-02-26
Select gate materials having different work functions in non-volatile memory
Grant 8,964,473 - Dong , et al. February 24, 2
2015-02-24
Partitioned erase and erase verification in non-volatile memory
Grant 8,958,249 - Dutta , et al. February 17, 2
2015-02-17
Method for fabricating a metal silicide interconnect in 3D non-volatile memory
Grant 8,956,968 - Higashitani , et al. February 17, 2
2015-02-17
Dynamic bit line bias for programming non-volatile memory
Grant 8,953,386 - Dutta , et al. February 10, 2
2015-02-10
Method for fabricating passive devices for 3D non-volatile memory
Grant 8,951,859 - Higashitani , et al. February 10, 2
2015-02-10
Integrated nanostructure-based non-volatile memory fabrication
Grant 8,946,022 - Purayath , et al. February 3, 2
2015-02-03
Bit line BL isolation scheme during erase operation for non-volatile storage
Grant 8,937,837 - Dunga , et al. January 20, 2
2015-01-20
3D non-volatile memory with metal silicide interconnect
Grant 8,933,502 - Higashitani , et al. January 13, 2
2015-01-13
Programming select gate transistors and memory cells using dynamic verify level
Grant 8,929,142 - Dong , et al. January 6, 2
2015-01-06
3D non-volatile storage with transistor decoding structure
Grant 8,923,048 - Rabkin , et al. December 30, 2
2014-12-30
Back-biasing word line switch transistors
Grant 8,917,554 - Toyama , et al. December 23, 2
2014-12-23
Method And Apparatus For Program And Erase Of Select Gate Transistors
App 20140369129 - Dutta; Deepanshu ;   et al.
2014-12-18
Programming select gate transistors and memory cells using dynamic verify level
Grant 8,913,432 - Dong , et al. December 16, 2
2014-12-16
3D Non-Volatile Memory With Control Gate Length Based On Memory Hole Diameter
App 20140362642 - Dong; Yingda ;   et al.
2014-12-11
3D Non-Volatile Memory With Control Gate Length Based On Memory Hole Diameter
App 20140362645 - Dong; Yingda ;   et al.
2014-12-11
Program And Read Operations For 3D Non-Volatile Memory Based On Memory Hole Diameter
App 20140362641 - Dong; Yingda ;   et al.
2014-12-11
Double verify method in multi-pass programming to suppress read noise
Grant 8,908,441 - Dutta , et al. December 9, 2
2014-12-09
Methods And Systems To Reduce Location-based Variations In Switching Characteristics Of 3d Reram Arrays
App 20140353573 - Kalra; Pankaj ;   et al.
2014-12-04
Double verify method with soft programming to suppress read noise
Grant 8,902,668 - Dutta , et al. December 2, 2
2014-12-02
Dynamic erase voltage step size selection for 3D non-volatile memory
Grant 8,891,308 - Ou , et al. November 18, 2
2014-11-18
Adaptive double pulse BCF programming
Grant 8,885,418 - Chung , et al. November 11, 2
2014-11-11
Non-volatile storage system with three layer floating gate
Grant 8,885,404 - Dutta , et al. November 11, 2
2014-11-11
Method of forming PN floating gate non-volatile storage elements and transistor having N+ gate
Grant 8,877,627 - Dunga , et al. November 4, 2
2014-11-04
Soft erase operation for 3D non-volatile memory with selective inhibiting of passed bits
Grant 8,879,333 - Costa , et al. November 4, 2
2014-11-04
Dynamic erase voltage step size selection for 3D non-volatile memory
Grant 8,873,293 - Ou , et al. October 28, 2
2014-10-28
Fabricating 3D non-volatile storage with transistor decoding structure
Grant 8,865,535 - Rabkin , et al. October 21, 2
2014-10-21
Threshold voltage adjustment for a select gate transistor in a stacked non-volatile memory device
Grant 8,867,271 - Li , et al. October 21, 2
2014-10-21
Method and apparatus for program and erase of select gate transistors
Grant 8,861,282 - Dutta , et al. October 14, 2
2014-10-14
Integrated circuits with sidewall nitridation
Grant 8,853,763 - Pham , et al. October 7, 2
2014-10-07
Select Gate Materials Having Different Work Functions In Non-Volatile Memory
App 20140293702 - Dong; Yingda ;   et al.
2014-10-02
Adjusting Control Gate Overdrive Of Select Gate Transistors During Programming Of Non-Volatile Memory
App 20140293701 - Dong; Yingda ;   et al.
2014-10-02
Soft Erase Operation For 3d Non-volatile Memory With Selective Inhibiting Of Passed Bits
App 20140269081 - Costa; Xiying ;   et al.
2014-09-18
Compensation For Temperature Dependence Of Bit Line Resistance
App 20140269070 - Hsiung; Chia-Lin ;   et al.
2014-09-18
Non-volatile storage system with shared bit lines connected to a single selection device
Grant 8,837,216 - Mokhlesi , et al. September 16, 2
2014-09-16
Vertical Bit Line Tft Decoder For High Voltage Operation
App 20140252454 - Rabkin; Peter ;   et al.
2014-09-11
Programming Select Gate Transistors And Memory Cells Using Dynamic Verify Level
App 20140254283 - Dong; Yingda ;   et al.
2014-09-11
Non-volatile Storage With Shared Bit Lines And Flat Memory Cells
App 20140254269 - Dunga; Mohan V. ;   et al.
2014-09-11
Method And Apparatus For Program And Erase Of Select Gate Transistors
App 20140254277 - Dutta; Deepanshu ;   et al.
2014-09-11
Defect Or Program Disturb Detection With Full Data Recovery Capability
App 20140254264 - Dutta; Deepanshu ;   et al.
2014-09-11
Hybrid Non-volatile Memory Cells For Shared Bit Line
App 20140254268 - Dunga; Mohan V. ;   et al.
2014-09-11
Partitioned Erase And Erase Verification In Non-volatile Memory
App 20140247667 - Dutta; Deepanshu ;   et al.
2014-09-04
Dynamic Erase Depth For Improved Endurance Of Non-volatile Memory
App 20140247666 - Dutta; Deepanshu ;   et al.
2014-09-04
Efficient Smart Verify Method For Programming 3D Non-Volatile Memory
App 20140247662 - Dong; Yingda ;   et al.
2014-09-04
Efficient Smart Verify Method For Programming 3D Non-Volatile Memory
App 20140226406 - Dong; Yingda ;   et al.
2014-08-14
Non-Volatile Memory Including Bit Line Switch Transistors Formed In A Triple-Well
App 20140226415 - Toyama; Fumiaki ;   et al.
2014-08-14
Programming Select Gate Transistors And Memory Cells Using Dynamic Verify Level
App 20140219027 - Dong; Yingda ;   et al.
2014-08-07
Select gate materials having different work functions in non-volatile memory
Grant 8,797,800 - Dong , et al. August 5, 2
2014-08-05
Soft erase operation for 3D non-volatile memory with selective inhibiting of passed bits
Grant 8,787,094 - Costa , et al. July 22, 2
2014-07-22
Method And Apparatus For Program And Erase Of Select Gate Transistors
App 20140198575 - Dutta; Deepanshu ;   et al.
2014-07-17
Non-volatile storage having a connected source and well
Grant 8,765,552 - Higashitani July 1, 2
2014-07-01
Select Gate Bias During Program Of Non-volatile Storage
App 20140160848 - Dutta; Deepanshu ;   et al.
2014-06-12
Bit Line Resistance Compensation
App 20140133231 - Kim; Kwang Ho ;   et al.
2014-05-15
Single-level Cell Endurance Improvement With Pre-defined Blocks
App 20140126286 - Higashitani; Masaaki ;   et al.
2014-05-08
Dynamic Bit Line Bias For Programming Non-Volatile Memory
App 20140119126 - Dutta; Deepanshu ;   et al.
2014-05-01
Method Of Forming Pn Floating Gate Non-volatile Storage Elements And Transistor Having N+ Gate
App 20140106525 - Dunga; Mohan ;   et al.
2014-04-17
Method of patterning NAND strings using perpendicular SRAF
Grant 8,658,335 - Huang , et al. February 25, 2
2014-02-25
Method For Non-Volatile Memory Having 3D Array of Read/Write Elements with Efficient Decoding of Vertical Bit Lines and Word Lines
App 20140043911 - Samachisa; George ;   et al.
2014-02-13
Passive devices for 3D non-volatile memory
Grant 8,643,142 - Higashitani , et al. February 4, 2
2014-02-04
System To Reduce Stress On Word Line Select Transistor During Erase Operation
App 20140003150 - Dunga; Mohan Vamsi ;   et al.
2014-01-02
Threshold Voltage Adjustment For A Select Gate Transistor In A Stacked Non-Volatile Memory Device
App 20130322174 - Li; Haibo ;   et al.
2013-12-05
Controlling Dummy Word Line Bias During Erase In Non-Volatile Memory
App 20130314995 - Dutta; Deepanshu ;   et al.
2013-11-28
Bit Line Bl Isolation Scheme During Erase Operation For Non-volatile Storage
App 20130301358 - Dunga; Mohan Vamsi ;   et al.
2013-11-14
Soft Erase Operation For 3D Non-Volatile Memory With Selective Inhibiting Of Passed Bits
App 20130279256 - Costa; Xiying ;   et al.
2013-10-24
Erase Operation For 3D Non-Volatile Memory With Controllable Gate-Induced Drain Leakage Current
App 20130279257 - Costa; Xiying ;   et al.
2013-10-24
Fabricating 3d Non-volatile Storage With Transistor Decoding Structure
App 20130273700 - Rabkin; Peter ;   et al.
2013-10-17
Thin Film Transistor
App 20130270568 - Rabkin; Peter ;   et al.
2013-10-17
3d Non-volatile Storage With Transistor Decoding Structure
App 20130272069 - Rabkin; Peter ;   et al.
2013-10-17
Non-volatile storage with substrate cut-out and process of fabricating
Grant 8,551,839 - Higashitani October 8, 2
2013-10-08
Non-volatile memory having 3D array of read/write elements with efficient decoding of vertical bit lines and word lines
Grant 8,547,720 - Samachisa , et al. October 1, 2
2013-10-01
Non-volatile Storage Having A Connected Source And Well
App 20130224918 - Higashitani; Masaaki
2013-08-29
P-/Metal floating gate non-volatile storage element
Grant 8,503,229 - Lee , et al. August 6, 2
2013-08-06
Non-volatile Storage System With Three Layer Floating Gate
App 20130163340 - Dutta; Deepanshu ;   et al.
2013-06-27
Integrated Nanostructure-Based Non-Volatile Memory Fabrication
App 20130161719 - Purayath; Vinod Robert ;   et al.
2013-06-27
Method and mask for enhancing the resolution of patterning 2-row holes
Grant 8,465,906 - Wang , et al. June 18, 2
2013-06-18
Non-volatile storage having a connected source and well
Grant 8,450,174 - Higashitani May 28, 2
2013-05-28
3D Non-Volatile Memory With Metal Silicide Interconnect
App 20130126957 - Higashitani; Masaaki ;   et al.
2013-05-23
Method For Fabricating A Metal Silicide Interconnect In 3D Non-Volatile Memory
App 20130130495 - Higashitani; Masaaki ;   et al.
2013-05-23
Method For Fabricating Passive Devices For 3D Non-Volatile Memory
App 20130130468 - Higashitani; Masaaki ;   et al.
2013-05-23
Passive Devices For 3D Non-Volatile Memory
App 20130127011 - Higashitani; Masaaki ;   et al.
2013-05-23
Back-biasing Word Line Switch Transistors
App 20130107627 - Toyama; Fumiaki ;   et al.
2013-05-02
Data retention of last word line of non-volatile memory arrays
Grant 8,432,733 - Higashitani April 30, 2
2013-04-30
Programming non-volatile storage with synchonized coupling
Grant 8,406,063 - Mokhlesi , et al. March 26, 2
2013-03-26
High Endurance Non-volatile Storage
App 20130070530 - Chen; Jian ;   et al.
2013-03-21
Integrated nanostructure-based non-volatile memory fabrication
Grant 8,383,479 - Purayath , et al. February 26, 2
2013-02-26
Method of Patterning NAND Strings Using Perpendicular SRAF
App 20130040232 - Huang; Chen-Che ;   et al.
2013-02-14
Integrated Circuits With Sidewall Nitridation
App 20120326220 - Pham; Tuan ;   et al.
2012-12-27
Programming Non-volatile Storage With Synchonized Coupling
App 20120314502 - Mokhlesi; Nima ;   et al.
2012-12-13
Bit-line connections for non-volatile storage
Grant 8,325,529 - Huang , et al. December 4, 2
2012-12-04
Method of patterning NAND strings using perpendicular SRAF
Grant 8,313,992 - Huang , et al. November 20, 2
2012-11-20
Method of reducing coupling between floating gates in nonvolatile memory
Grant 8,288,225 - Chien , et al. October 16, 2
2012-10-16
Integrated circuit fabrication using sidewall nitridation processes
Grant 8,288,293 - Pham , et al. October 16, 2
2012-10-16
Method And Mask For Enhancing The Resolution Of Patterning 2-row Holes
App 20120258387 - Wang; Chun-Ming ;   et al.
2012-10-11
P-/metal Floating Gate Non-volatile Storage Element
App 20120243337 - Lee; Sanghyun ;   et al.
2012-09-27
Programming non-volatile storage with synchronized coupling
Grant 8,274,831 - Mokhlesi , et al. September 25, 2
2012-09-25
Pn Floating Gate Non-volatile Storage Element
App 20120228691 - Dunga; Mohan ;   et al.
2012-09-13
Photomask with assist features
Grant 8,221,943 - Wang , et al. July 17, 2
2012-07-17
Non-volatile Storage System With Shared Bit Lines Connected To Single Selection Device
App 20120147676 - Mokhlesi; Nima ;   et al.
2012-06-14
Methods of forming flash device with shared word lines
Grant 8,194,470 - Higashitani June 5, 2
2012-06-05
Method of Patterning NAND Strings Using Perpendicular SRAF
App 20120083124 - Huang; Chen-Che ;   et al.
2012-04-05
Non-Volatile Memory Having 3d Array of Read/Write Elements with Efficient Decoding of Vertical Bit Lines and Word Lines
App 20110299314 - Samachisa; George ;   et al.
2011-12-08
Programming Non-volatile Storage With Synchonized Coupling
App 20110286265 - Mokhlesi; Nima ;   et al.
2011-11-24
Method for fabricating non-volatile storage with individually controllable shield plates between storage elements
Grant 8,062,944 - Higashitani November 22, 2
2011-11-22
Non-volatile Storage Having A Connected Source And Well
App 20110256679 - Higashitani; Masaaki
2011-10-20
Method of forming contact hole arrays using a hybrid spacer technique
Grant 8,026,172 - Wang , et al. September 27, 2
2011-09-27
Photomask With Assist Features
App 20110229805 - Wang; Chun-Ming ;   et al.
2011-09-22
Non-volatile storage having a connected source and well
Grant 7,994,565 - Higashitani August 9, 2
2011-08-09
Data Retention Of Last Word Line Of Non-volatile Memory Arrays
App 20110188313 - Higashitani; Masaaki
2011-08-04
Data retention of last word line of non-volatile memory arrays
Grant 7,983,078 - Higashitani July 19, 2
2011-07-19
Robust sensing circuit and method
Grant 7,974,133 - Dunga , et al. July 5, 2
2011-07-05
Non-volatile Storage With Substrate Cut-out And Process Of Fabricating
App 20110159649 - Higashitani; Masaaki
2011-06-30
Spacer patterns using assist layer for high density semiconductor devices
Grant 7,960,266 - Kai , et al. June 14, 2
2011-06-14
Method Of Reducing Coupling Between Floating Gates In Nonvolatile Memory
App 20110111583 - Chien; Henry ;   et al.
2011-05-12
Non-volatile storage with substrate cut-out and process of fabricating
Grant 7,923,767 - Higashitani April 12, 2
2011-04-12
Method of reducing coupling between floating gates in nonvolatile memory
Grant 7,910,434 - Chien , et al. March 22, 2
2011-03-22
Bit-line Connections For Non-volatile Storage
App 20110026327 - Huang; Chen-Che ;   et al.
2011-02-03
Integrated Nanostructure-Based Non-Volatile Memory Fabrication
App 20110020992 - Purayath; Vinod Robert ;   et al.
2011-01-27
Non-volatile memory with reduced leakage current for unselected blocks and method for operating same
Grant 7,876,618 - Lee , et al. January 25, 2
2011-01-25
Methods of using single spacer to triple line/space frequency
Grant 7,871,909 - Wang , et al. January 18, 2
2011-01-18
Method of forming contact hole arrays using a hybrid spacer technique
App 20100330806 - Wang; Chun-Ming ;   et al.
2010-12-30
Method For Fabricating Non-volatile Storage With Individually Controllable Shield Plates Between Storage Elements
App 20100273299 - Higashitani; Masaaki
2010-10-28
Integrated Circuits And Fabrication Using Sidewall Nitridation Processes
App 20100270608 - Pham; Tuan ;   et al.
2010-10-28
Non-volatile storage with individually controllable shield plates between storage elements
Grant 7,808,826 - Higashitani October 5, 2
2010-10-05
Spacer Patterns Using Assist Layer For High Density Semiconductor Devices
App 20100240182 - Kai; James ;   et al.
2010-09-23
Non-volatile Memory With Reduced Leakage Current For Unselected Blocks And Method For Operating Same
App 20100238729 - Lee; Sanghyun ;   et al.
2010-09-23
Methods of forming integrated circuit devices using composite spacer structures
Grant 7,795,080 - Orimoto , et al. September 14, 2
2010-09-14
Method for fabricating non-volatile storage with individually controllable shield plates between storage elements
Grant 7,781,286 - Higashitani August 24, 2
2010-08-24
Spacer patterns using assist layer for high density semiconductor devices
Grant 7,773,403 - Kai , et al. August 10, 2
2010-08-10
Data state-based temperature compensation during sensing in non-volatile memory
Grant 7,755,946 - Dunga , et al. July 13, 2
2010-07-13
Robust Sensing Circuit And Method
App 20100172187 - Dunga; Mohan Vamsi ;   et al.
2010-07-08
Low resistance void-free contacts
Grant 7,737,483 - Higashitani June 15, 2
2010-06-15
Integrated non-volatile memory and peripheral circuitry fabrication
Grant 7,704,832 - Kai , et al. April 27, 2
2010-04-27
Methods Of Forming Flash Device With Shared Word Lines
App 20100091569 - Higashitani; Masaaki
2010-04-15
Fabricating non-volatile memory with dual voltage select gate structure
Grant 7,691,710 - Mokhlesi , et al. April 6, 2
2010-04-06
Data State-based Temperature Compensation During Sensing In Non-volatile Memory
App 20100074014 - Dunga; Mohan V. ;   et al.
2010-03-25
Data Retention Of Last Word Line Of Non-volatile Memory Arrays
App 20100074016 - Higashitani; Masaaki
2010-03-25
Methods for active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
Grant 7,672,165 - Pham , et al. March 2, 2
2010-03-02
Method Of Reducing Coupling Between Floating Gates In Nonvolatile Memory
App 20100047979 - Chien; Henry ;   et al.
2010-02-25
Methods of forming flash devices with shared word lines
Grant 7,655,536 - Higashitani February 2, 2
2010-02-02
Method for operating non-volatile storage with individually controllable shield plates between storage elements
Grant 7,636,260 - Higashitani December 22, 2
2009-12-22
Programming non-volatile memory with dual voltage select gate structure
Grant 7,616,490 - Mokhlesi , et al. November 10, 2
2009-11-10
Methods of reducing coupling between floating gates in nonvolatile memory
Grant 7,615,445 - Chien , et al. November 10, 2
2009-11-10
Method of forming low resistance void-free contacts
Grant 7,615,448 - Higashitani November 10, 2
2009-11-10
Non-volatile Storage Having A Connected Source And Well
App 20090251967 - Higashitani; Masaaki
2009-10-08
Methods of forming spacer patterns using assist layer for high density semiconductor devices
Grant 7,592,225 - Kai , et al. September 22, 2
2009-09-22
Methods of fabricating non-volatile memory with integrated select and peripheral circuitry and post-isolation memory cell formation
Grant 7,592,223 - Pham , et al. September 22, 2
2009-09-22
Non-volatile memory with dual voltage select gate structure
Grant 7,586,157 - Mokhlesi , et al. September 8, 2
2009-09-08
Methods of fabricating non-volatile memory with integrated peripheral circuitry and pre-isolation memory cell formation
Grant 7,582,529 - Matamis , et al. September 1, 2
2009-09-01
Use of voids between elements in semiconductor structures for isolation
Grant 7,569,465 - Chen , et al. August 4, 2
2009-08-04
Non-volatile Storage With Substrate Cut-out And Process Of Fabricating
App 20090166704 - Higashitani; Masaaki
2009-07-02
Integration process flow for flash devices with low gap fill aspect ratio
Grant 7,541,240 - Pham , et al. June 2, 2
2009-06-02
Flash devices with shared word lines
Grant 7,495,294 - Higashitani February 24, 2
2009-02-24
Multi-thickness dielectric for semiconductor memory
Grant 7,482,223 - Higashitani , et al. January 27, 2
2009-01-27
Non-volatile Storage With Individually Controllable Shield Plates Between Storage Elements
App 20080316827 - Higashitani; Masaaki
2008-12-25
Method For Operating Non-volatile Storage With Individually Controllable Shield Plates Between Storage Elements
App 20080316811 - Higashitani; Masaaki
2008-12-25
Method For Fabricating Non-volatile Storage With Individually Controllable Shield Plates Between Storage Elements
App 20080318379 - Higashitani; Masaaki
2008-12-25
Selective program voltage ramp rates in non-volatile memory
Grant 7,447,086 - Wan , et al. November 4, 2
2008-11-04
Methods Of Fabricating Non-Volatile Memory With Integrated Select And Peripheral Circuitry And Post-Isolation Memory Cell Formation
App 20080268596 - Pham; Tuan ;   et al.
2008-10-30
Integrated Non-Volatile Memory And Peripheral Circuitry Fabrication
App 20080248621 - Kai; James ;   et al.
2008-10-09
Methods Of Fabricating Non-Volatile Memory With Integrated Peripheral Circuitry And Pre-Isolation Memory Cell Formation
App 20080248622 - Matamis; George ;   et al.
2008-10-09
Methods of Forming Spacer Patterns Using Assist Layer For High Density Semiconductor Devices
App 20080171428 - Kai; James ;   et al.
2008-07-17
Spacer Patterns Using Assist Layer for High Density Semiconductor Devices
App 20080169567 - Kai; James ;   et al.
2008-07-17
Methods Of Forming Integrated Circuit Devices Using Composite Spacer Structures
App 20080171406 - Orimoto; Takashi ;   et al.
2008-07-17
Methods For Active Boosting To Minimize Capacitive Coupling Effect Between Adjacent Gates Of Flash Memory Devices
App 20080144384 - Pham; Tuan D. ;   et al.
2008-06-19
Non-volatile Memory With Dual Voltage Select Gate Structure
App 20080089127 - Mokhlesi; Nima ;   et al.
2008-04-17
Programming Non-volatile Memory With Dual Voltage Select Gate Structure
App 20080089128 - Mokhlesi; Nima ;   et al.
2008-04-17
Fabricating Non-volatile Memory With Dual Voltage Select Gate Structure
App 20080090351 - Mokhlesi; Nima ;   et al.
2008-04-17
Nonvolatile Memory with Reduced Coupling Between Floating Gates
App 20080074920 - Chien; Henry ;   et al.
2008-03-27
Methods of Reducing Coupling Between Floating Gates in Nonvolatile Memory
App 20080076217 - Chien; Henry ;   et al.
2008-03-27
Selective Program Voltage Ramp Rates in Non-Volatile Memory
App 20080019180 - Wan; Jun ;   et al.
2008-01-24
Boosting Methods For Nand Flash Memory
App 20070258286 - Higashitani; Masaaki
2007-11-08
NAND Flash Memory with Boosting
App 20070258276 - Higashitani; Masaaki
2007-11-08
Methods For Active Boosting To Minimize Capacitive Coupling Effect Between Adjacent Gates Of Flash Memory Devices
App 20070147118 - Pham; Tuan D. ;   et al.
2007-06-28
Fabrication of semiconductor device for flash memory with increased select gate width
App 20070148973 - Higashitani; Masaaki ;   et al.
2007-06-28
Active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
App 20070147119 - Pham; Tuan D. ;   et al.
2007-06-28
Flash devices with shared word lines
App 20070138535 - Higashitani; Masaaki
2007-06-21
Methods of forming flash devices with shared word lines
App 20070141780 - Higashitani; Masaaki
2007-06-21
Low resistance void-free contacts
App 20070126028 - Higashitani; Masaaki
2007-06-07
Method of forming low resistance void-free contacts
App 20070128787 - Higashitani; Masaaki
2007-06-07
Low-Voltage, Multiple Thin-Gate Oxide and Low-Resistance Gate Electrode
App 20070115725 - Pham; Tuan ;   et al.
2007-05-24
Self Aligned Non-Volatile Memory Cells and Processes for Fabrication
App 20070111422 - Lutze; Jeffrey W. ;   et al.
2007-05-17
Integration process flow for flash devices with low gap fill aspect ratio
App 20070087504 - Pham; Tuan D. ;   et al.
2007-04-19
Selective application of program inhibit schemes in non-volatile memory
App 20060279990 - Wan; Jun ;   et al.
2006-12-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed