loadpatents
name:-0.019680023193359
name:-0.029250860214233
name:-0.0065710544586182
Herzl; Robert D. Patent Filings

Herzl; Robert D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Herzl; Robert D..The latest application filed is for "promotion of erat cache entries".

Company Profile
7.29.21
  • Herzl; Robert D. - Windham NH
  • Herzl; Robert D. - South Burlington VT
  • Herzl; Robert D. - US
  • Herzl; Robert D. - Lake Katrine NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Promotion of ERAT cache entries
Grant 11,221,957 - Blaner , et al. January 11, 2
2022-01-11
Speculative checkin of ERAT cache entries
Grant 10,884,943 - Blaner , et al. January 5, 2
2021-01-05
Maintaining consistency between address translations in a data processing system
Grant 10,599,569 - Blaner , et al.
2020-03-24
Speculative Checkin Of Erat Cache Entries
App 20200073816 - Blaner; Bartholomew ;   et al.
2020-03-05
Promotion Of Erat Cache Entries
App 20200073817 - Blaner; Bartholomew ;   et al.
2020-03-05
Critical path delay prediction
Grant 10,169,500 - Charlebois , et al. J
2019-01-01
Chip performance monitoring system and method
Grant 10,006,964 - Charlebois , et al. June 26, 2
2018-06-26
Techniques For Maintaining Consistency Between Address Translations In A Data Processing System
App 20170371789 - BLANER; BARTHOLOMEW ;   et al.
2017-12-28
Chip Performance Monitoring System And Method
App 20160231379 - Charlebois; Margaret R. ;   et al.
2016-08-11
Chip performance monitoring system and method
Grant 9,383,766 - Charlebois , et al. July 5, 2
2016-07-05
Flexible performance screen ring oscillator within a scan chain
Grant 9,188,643 - Charlebois , et al. November 17, 2
2015-11-17
Performance screen ring oscillator formed from paired scan chains
Grant 9,128,151 - Charlebois , et al. September 8, 2
2015-09-08
Performance screen ring oscillator formed from multi-dimensional pairings of scan chains
Grant 9,097,765 - Charlebois , et al. August 4, 2
2015-08-04
Chip Performance Monitoring System And Method
App 20140195196 - Charlebois; Margaret R. ;   et al.
2014-07-10
Ring oscillator
Grant 8,754,696 - Charlebois , et al. June 17, 2
2014-06-17
Flexible Performance Screen Ring Oscillator Within A Scan Chain
App 20140132290 - Charlebois; Margaret R. ;   et al.
2014-05-15
Shadow registers for least recently used data in cache
Grant 8,667,223 - Chadwick, Jr. , et al. March 4, 2
2014-03-04
Ring Oscillator
App 20140028365 - Charlebois; Margaret R. ;   et al.
2014-01-30
Circuit design using design variable function slope sensitivity
Grant 8,464,199 - Charlebois , et al. June 11, 2
2013-06-11
Shadow Registers For Least Recently Used Data In Cache
App 20130042068 - Chadwick, JR.; Thomas B. ;   et al.
2013-02-14
Critical Path Delay Prediction
App 20130041608 - Charlebois; Margaret R. ;   et al.
2013-02-14
Semiconductor layer forming method and structure
Grant 8,341,588 - Herzl , et al. December 25, 2
2012-12-25
Method And Device For Identifying And Implementing Flexible Logic Block Logic For Easy Engineering Changes
App 20120167022 - HERZL; Robert D. ;   et al.
2012-06-28
Method for identifying and implementing flexible logic block logic for easy engineering changes
Grant 8,181,148 - Herzl , et al. May 15, 2
2012-05-15
Semiconductor Layer Forming Method And Structure
App 20120083913 - Herzl; Robert D. ;   et al.
2012-04-05
Structure for identifying and implementing flexible logic block logic for easy engineering changes
Grant 8,141,028 - Herzl , et al. March 20, 2
2012-03-20
Minimizing impact of design changes for integrated circuit designs
Grant 8,060,845 - Herzl , et al. November 15, 2
2011-11-15
Method of switching external models in an automated system-on-chip integrated circuit design verification system
Grant 7,917,348 - Devins , et al. March 29, 2
2011-03-29
Method for Minimizing Impact of Design Changes For Integrated Circuit Designs
App 20100017773 - Herzl; Robert D. ;   et al.
2010-01-21
Method and Device for Identifying and Implementing Flexible Logic Block Logic for Easy Engineering Changes
App 20090183135 - Herzl; Robert D. ;   et al.
2009-07-16
Design Structure For Identifying And Implementing Flexible Logic Block Logic For Easy Engineering Changes
App 20090183134 - Herzl; Robert D. ;   et al.
2009-07-16
Asic Logic Library Of Flexible Logic Blocks And Method To Enable Engineering Change
App 20090045836 - Herzl; Robert D. ;   et al.
2009-02-19
Asic Logic Library Of Flexible Logic Blocks And Method To Enable Engineering Change
App 20090045839 - HERZL; Robert D. ;   et al.
2009-02-19
Method Of Switching External Models In An Automated System-on-chip Integrated Circuit Design Verification System
App 20080133206 - Devins; Robert J. ;   et al.
2008-06-05
Method of switching external models in an automated system-on-chip integrated circuit design verification system
Grant 7,353,156 - Devins , et al. April 1, 2
2008-04-01
Method for re-using system-on-chip verification software in an operating system
Grant 6,868,545 - Devins , et al. March 15, 2
2005-03-15
Processor-independent system-on-chip verification for embedded processor systems
Grant 6,615,167 - Devins , et al. September 2, 2
2003-09-02
Method of switching external models in an automated system-on-chip integrated circuit design verification system
App 20030149946 - Devins, Robert J. ;   et al.
2003-08-07
Method of developing re-usable software for efficient verification of system-on-chip integrated circuit designs
Grant 6,539,522 - Devins , et al. March 25, 2
2003-03-25
Method of controlling external models in system-on-chip verification
Grant 6,487,699 - Devins , et al. November 26, 2
2002-11-26
Cross interrogate synchronization mechanism including logic means and delay register
Grant 5,361,368 - Herzl , et al. November 1, 1
1994-11-01
Processor system with improved memory transfer means
Grant 5,269,009 - Herzl , et al. December 7, 1
1993-12-07
Multiprocessor system with memory fetch buffer invoked during cross-interrogation
Grant 5,032,985 - Curran , et al. July 16, 1
1991-07-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed