loadpatents
name:-0.011528968811035
name:-0.012336015701294
name:-0.003079891204834
Hansquine; David Joseph Winston Patent Filings

Hansquine; David Joseph Winston

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hansquine; David Joseph Winston.The latest application filed is for "read-assist circuits for memory bit cells employing a p-type field-effect transistor (pfet) read port(s), and related memory systems and methods".

Company Profile
3.12.13
  • Hansquine; David Joseph Winston - Raleigh NC
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Read-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) read port(s), and related memory systems and methods
Grant 10,424,392 - Atallah , et al. Sept
2019-09-24
Wordline negative boost write-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) write port(s), and related systems and methods
Grant 10,224,084 - Jeong , et al.
2019-03-05
Read-assist Circuits For Memory Bit Cells Employing A P-type Field-effect Transistor (pfet) Read Port(s), And Related Memory Systems And Methods
App 20190057757 - Atallah; Francois Ibrahim ;   et al.
2019-02-21
P-type field-effect transistor (PFET)-based sense amplifiers for reading PFET pass-gate memory bit cells, and related memory systems and methods
Grant 10,163,490 - Nguyen , et al. Dec
2018-12-25
Read-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) read port(s), and related memory systems and methods
Grant 10,115,481 - Atallah , et al. October 30, 2
2018-10-30
Bitline positive boost write-assist circuits for memory bit cells employing a P-type Field-Effect transistor (PFET) write port(s), and related systems and methods
Grant 10,026,456 - Jeong , et al. July 17, 2
2018-07-17
Negative supply rail positive boost write-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) write port(s), and related systems and methods
Grant 9,984,730 - Jeong , et al. May 29, 2
2018-05-29
Dynamic tag compare circuits employing P-type field-effect transistor (PFET)-dominant evaluation circuits for reduced evaluation time, and related systems and methods
Grant 9,947,406 - Bowman , et al. April 17, 2
2018-04-17
Wordline Negative Boost Write-assist Circuits For Memory Bit Cells Employing A P-type Field-effect Transistor (pfet) Write Port(s), And Related Systems And Methods
App 20180033465 - Jeong; Jihoon ;   et al.
2018-02-01
Contactless data communication using in-plane magnetic fields, and related systems and methods
Grant 9,882,609 - Wu , et al. January 30, 2
2018-01-30
Wordline negative boost write-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) write port(s), and related systems and methods
Grant 9,842,634 - Jeong , et al. December 12, 2
2017-12-12
Read-assist Circuits For Memory Bit Cells Employing A P-type Field-effect Transistor (pfet) Read Port(s), And Related Memory Systems And Methods
App 20170316838 - Atallah; Francois Ibrahim ;   et al.
2017-11-02
Read-assist circuits for memory bit cells employing a P-type field-effect transistor (PFET) read port(s), and related memory systems and methods
Grant 9,741,452 - Atallah , et al. August 22, 2
2017-08-22
Method And Apparatus For Effective Clock Scaling At Exposed Cache Stalls
App 20170090508 - PRIYADARSHI; Shivam ;   et al.
2017-03-30
Contactless Data Communication Using In-plane Magnetic Fields, And Related Systems And Methods
App 20170019153 - Wu; Wenqing ;   et al.
2017-01-19
Contactless data communication using in-plane magnetic fields, and related systems and methods
Grant 9,495,899 - Wu , et al. November 15, 2
2016-11-15
Configurable last level clock driver for improved energy efficiency of a resonant clock
Grant 9,429,982 - Atallah , et al. August 30, 2
2016-08-30
Wordline Negative Boost Write-assist Circuits For Memory Bit Cells Employing A P-type Field-effect Transistor (pfet) Write Port(s), And Related Systems And Methods
App 20160247556 - Jeong; Jihoon ;   et al.
2016-08-25
Negative Supply Rail Positive Boost Write-assist Circuits For Memory Bit Cells Employing A P-type Field-effect Transistor (pfet) Write Port(s), And Related Systems And Methods
App 20160247558 - Jeong; Jihoon ;   et al.
2016-08-25
Dynamic Tag Compare Circuits Employing P-type Field-effect Transistor (pfet)-dominant Evaluation Circuits For Reduced Evaluation Time, And Related Systems And Methods
App 20160247568 - Bowman; Keith Alan ;   et al.
2016-08-25
Read-assist Circuits For Memory Bit Cells Employing A P-type Field-effect Transistor (pfet) Read Port(s), And Related Memory Systems And Methods
App 20160247559 - Atallah; Francois Ibrahim ;   et al.
2016-08-25
Bitline Positive Boost Write-assist Circuits For Memory Bit Cells Employing A P-type Field-effect Transistor (pfet) Write Port(s), And Related Systems And Methods
App 20160247557 - Jeong; Jihoon ;   et al.
2016-08-25
P-type Field-effect Transistor (pfet)-based Sense Amplifiers For Reading Pfet Pass-gate Memory Bit Cells, And Related Memory Systems And Methods
App 20160247555 - Nguyen; Hoann Huu ;   et al.
2016-08-25
Configurable Last Level Clock Driver For Improved Energy Efficiency Of A Resonant Clock
App 20160091918 - ATALLAH; Francois Ibrahim ;   et al.
2016-03-31
Contactless Data Communication Using In-plane Magnetic Fields, And Related Systems And Methods
App 20150084972 - Wu; Wenqing ;   et al.
2015-03-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed