Guha; Biswajeet

Patent Applications and Registrations

Patent applications and USPTO patent grants for Guha; Biswajeet.The latest application filed is for "gate-all-around integrated circuit structures having asymmetric source and drain contact structures".

Company Profile

43.27.73

Guha; Biswajeet - Hillsboro OR
GUHA; Biswajeet - Hillsoro OR
Guha; Biswajeet - Ithaca NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Self-aligned gate edge architecture with alternate channel material Grant 11,456,357 - Guha , et al. September 27, 2	2022-09-27
Source/drain regions in integrated circuit structures Grant 11,450,738 - Ma , et al. September 20, 2	2022-09-20
Germanium-rich nanowire transistor with relaxed buffer layer Grant 11,450,739 - Glass , et al. September 20, 2	2022-09-20
Buried etch-stop layer to help control transistor source/drain depth Grant 11,430,868 - Mehandru , et al. August 30, 2	2022-08-30
Gate-all-around Integrated Circuit Structures Having Asymmetric Source And Drain Contact Structures App 20220262957 - GUHA; Biswajeet ; et al.	2022-08-18
Gate-all-around integrated circuit structures including varactors Grant 11,417,781 - Kar , et al. August 16, 2	2022-08-16
Self-aligned Gate Endcap (sage) Architectures With Gate-all-around Devices Having Epitaxial Source Or Drain Structures App 20220254893 - GULER; Leonard P. ; et al.	2022-08-11
Source electrode and drain electrode protection for nanowire transistors Grant 11,411,096 - Jambunathan , et al. August 9, 2	2022-08-09
Cavity Spacer For Nanowire Transistors App 20220246721 - HSU; William ; et al.	2022-08-04
Isolation Schemes For Gate-all-around Transistor Devices App 20220246759 - MEHANDRU; Rishabh ; et al.	2022-08-04
Dielectric isolation layer between a nanowire transistor and a substrate Grant 11,404,578 - Beattie , et al. August 2, 2	2022-08-02
Neighboring gate-all-around integrated circuit structures having disjoined epitaxial source or drain regions Grant 11,398,474 - Guler , et al. July 26, 2	2022-07-26
Source or drain structures with contact etch stop layer Grant 11,374,100 - Bomberger , et al. June 28, 2	2022-06-28
Fin Shaping Using Templates And Integrated Circuit Structures Resulting Therefrom App 20220199792 - GULER; Leonard P. ; et al.	2022-06-23
Substrate-less Electrostatic Discharge (esd) Integrated Circuit Structures App 20220199610 - GUHA; Biswajeet ; et al.	2022-06-23
Gate-all-around integrated circuit structures having asymmetric source and drain contact structures Grant 11,367,796 - Guha , et al. June 21, 2	2022-06-21
Self-aligned gate endcap (SAGE) architectures with gate-all-around devices having epitaxial source or drain structures Grant 11,355,608 - Guler , et al. June 7, 2	2022-06-07
Cavity spacer for nanowire transistors Grant 11,342,411 - Hsu , et al. May 24, 2	2022-05-24
Isolation schemes for gate-all-around transistor devices Grant 11,335,807 - Mehandru , et al. May 17, 2	2022-05-17
Epitaxial Oxide Plug For Strained Transistors App 20220131007 - JAMBUNATHAN; Karthik ; et al.	2022-04-28
Fin shaping using templates and integrated circuit structures resulting therefrom Grant 11,302,790 - Guler , et al. April 12, 2	2022-04-12
Self-aligned Gate Endcap (sage) Architectures With Gate-all-around Devices App 20220102557 - GUHA; Biswajeet ; et al.	2022-03-31
Substrate-free Integrated Circuit Structures App 20220102385 - GUHA; Biswajeet ; et al.	2022-03-31
Fabrication Of Gate-all-around Integrated Circuit Structures Having Pre-spacer Deposition Cut Gates App 20220093592 - GULER; Leonard P. ; et al.	2022-03-24
Fabrication Of Gate-all-around Integrated Circuit Structures Having Adjacent Island Structures App 20220093589 - GULER; Leonard P. ; et al.	2022-03-24
Gate-all-around integrated circuit structures having self-aligned source or drain undercut for varied widths Grant 11,276,691 - Guha , et al. March 15, 2	2022-03-15
Self-aligned Nanowire App 20220052178 - Armstrong; Mark ; et al.	2022-02-17
Integrated Nanowire & Nanoribbon Patterning In Transistor Manufacture App 20220051946 - Guler; Leonard P. ; et al.	2022-02-17
Epitaxial oxide plug for strained transistors Grant 11,251,302 - Jambunathan , et al. February 15, 2	2022-02-15
Self-aligned gate endcap (SAGE) architectures with gate-all-around devices Grant 11,233,152 - Guha , et al. January 25, 2	2022-01-25
Nanowire Transistors And Methods Of Fabrication App 20210408289 - Guha; Biswajeet ; et al.	2021-12-30
Self-aligned nanowire Grant 11,205,715 - Armstrong , et al. December 21, 2	2021-12-21
Integrated nanowire and nanoribbon patterning in transistor manufacture Grant 11,164,790 - Guler , et al. November 2, 2	2021-11-02
Semiconductor layer between source/drain regions and gate spacers Grant 11,152,461 - Mehandru , et al. October 19, 2	2021-10-19
Gate-all-around Integrated Circuit Structures Having Fin Stack Isolation App 20210305430 - GULER; Leonard P. ; et al.	2021-09-30
Gate-all-around Integrated Circuit Structures Including Varactors App 20210305436 - KAR; Ayan ; et al.	2021-09-30
Source/drain Regions In Integrated Circuit Structures App 20210305367 - Ma; Sean T. ; et al.	2021-09-30
Self-aligned Gate Edge Trigate And Finfet Devices App 20210249411 - LIAO; Szuya S. ; et al.	2021-08-12
Transistors with channel and sub-channel regions with distinct compositions and dimensions Grant 11,069,795 - Jambunathan , et al. July 20, 2	2021-07-20
Gate-all-around Integrated Circuit Structures Fabricated Using Alternate Etch Selective Material App 20210202479 - NASKAR; Sudipto ; et al.	2021-07-01
Gate-all-around Integrated Circuit Structures Having Insulator Substrate App 20210202534 - LIN; Chung-Hsun ; et al.	2021-07-01
Gate-all-around Integrated Circuit Structures Having Low Aspect Ratio Isolation Structures And Subfins App 20210202478 - GUHA; Biswajeet ; et al.	2021-07-01
Gate-all-around Integrated Circuit Structures Having Removed Substrate App 20210202696 - GUHA; Biswajeet ; et al.	2021-07-01
Gate-all-around Integrated Circuit Structures Having Adjacent Deep Via Substrate Contacts For Sub-fin Electrical Contact App 20210193807 - GUHA; Biswajeet ; et al.	2021-06-24
Gate-all-around Integrated Circuit Structures Having Devices With Source/drain-to-substrate Electrical Contact App 20210193652 - GUHA; Biswajeet ; et al.	2021-06-24
Gate-all-around Integrated Circuit Structures Having Devices With Channel-to-substrate Electrical Contact App 20210193836 - GUHA; Biswajeet ; et al.	2021-06-24
Self-aligned gate edge trigate and finFET devices Grant 11,043,492 - Liao , et al. June 22, 2	2021-06-22
Gate-all-around Integrated Circuit Structures Having Adjacent Structures For Sub-fin Electrical Contact App 20210184014 - GUHA; Biswajeet ; et al.	2021-06-17
High Aspect Ration Source Or Drain Structures With Abrupt Dopant Profile App 20210091181 - KEECH; Ryan ; et al.	2021-03-25
Geometry tuning of fin based transistor Grant 10,944,006 - Glass , et al. March 9, 2	2021-03-09
Depop Using Cyclic Selective Spacer Etch App 20200411661 - GULER; Leonard P. ; et al.	2020-12-31
Transistors With Channel And Sub-channel Regions With Distinct Compositions And Dimensions App 20200411513 - Jambunathan; Karthik ; et al.	2020-12-31
Fin Shaping Using Templates And Integrated Circuit Structures Resulting Therefrom App 20200388689 - GULER; Leonard P. ; et al.	2020-12-10
Gate-all-around Integrated Circuit Structures Having Nanowires With Tight Vertical Spacing App 20200357930 - GLASS; Glenn ; et al.	2020-11-12
Gate-all-around Integrated Circuit Structures Having Source Or Drain Structures With Epitaxial Nubs App 20200303502 - BOMBERGER; Cory ; et al.	2020-09-24
Source Electrode And Drain Electrode Protection For Nanowire Transistors App 20200273998 - JAMBUNATHAN; Karthik ; et al.	2020-08-27
Self-aligned Gate Endcap (sage) Architectures With Gate-all-around Devices Above Insulator Substrates App 20200219990 - GUHA; Biswajeet ; et al.	2020-07-09
Wrap-around Contact Structures For Semiconductor Nanowires And Nanoribbons App 20200219997 - MEHANDRU; Rishabh ; et al.	2020-07-09
Epitaxial Oxide Plug For Strained Transistors App 20200220014 - Jambunathan; Karthik ; et al.	2020-07-09
Gate-all-around Integrated Circuit Structures Having Oxide Sub-fins App 20200219978 - GULER; Leonard P. ; et al.	2020-07-09
Fin Trim Plug Structures For Imparting Channel Stress App 20200220016 - GULER; Leonard ; et al.	2020-07-09
Integrated Nanowire & Nanoribbon Patterning In Transistor Manufacture App 20200176321 - Guler; Leonard P/ ; et al.	2020-06-04
Self-aligned Nanowire App 20200152767 - Armstrong; Mark ; et al.	2020-05-14
Strained Tunable Nanowire Structures And Process App 20200105755 - Cea; Stephen M. ; et al.	2020-04-02
Non-planar Integrated Circuit Structures Having Mitigated Source Or Drain Etch From Replacement Gate Process App 20200105757 - KANG; Jun Sung ; et al.	2020-04-02
Gate-all-around Integrated Circuit Structures Having Vertically Discrete Source Or Drain Structures App 20200105871 - GLASS; Glenn ; et al.	2020-04-02
Gate-all-around Integrated Circuit Structures Having Depopulated Channel Structures Using Bottom-up Approach App 20200105756 - CRUM; Dax M. ; et al.	2020-04-02
Gate-all-around Integrated Circuit Structures Having Underlying Dopant-diffusion Blocking Layers App 20200105872 - GLASS; Glenn ; et al.	2020-04-02
Gate-all-around Integrated Circuit Structures Having High Mobility App 20200105753 - KOTLYAR; Roza ; et al.	2020-04-02
Self-aligned Gate Endcap (sage) Architectures With Gate-all-around Devices Having Epitaxial Source Or Drain Structures App 20200098878 - GULER; Leonard P. ; et al.	2020-03-26
Gate-all-around Integrated Circuit Structures Having Asymmetric Source And Drain Contact Structures App 20200091348 - GUHA; Biswajeet ; et al.	2020-03-19
Germanium-rich Nanowire Transistor With Relaxed Buffer Layer App 20200091287 - Glass; Glenn ; et al.	2020-03-19
Gate-all-around Integrated Circuit Structures Having Self-aligned Source Or Drain Undercut For Varied Widths App 20200091145 - GUHA; Biswajeet ; et al.	2020-03-19
Neighboring Gate-all-around Integrated Circuit Structures Having Disjoined Epitaxial Source Or Drain Regions App 20200091144 - GULER; Leonard P. ; et al.	2020-03-19
Integrated Circuit Structures Having Partitioned Source Or Drain Contact Structures App 20200075771 - KOBRINSKY; Mauro J. ; et al.	2020-03-05
Sub-fin Isolation Schemes For Gate-all-around Transistor Devices App 20200044087 - Guha; Biswajeet ; et al.	2020-02-06
Buried Etch-stop Layer To Help Control Transistor Source/drain Depth App 20200006488 - MEHANDRU; RISHABH ; et al.	2020-01-02
Source Or Drain Structures With Relatively High Germanium Content App 20200006491 - BOMBERGER; Cory ; et al.	2020-01-02
Isolation Schemes For Gate-all-around Transistor Devices App 20200006559 - MEHANDRU; RISHABH ; et al.	2020-01-02
Increased Transistor Source/drain Contact Area Using Sacrificial Source/drain Layer App 20200006525 - CRUM; DAX M. ; et al.	2020-01-02
Source Or Drain Structures With Contact Etch Stop Layer App 20200006504 - BOMBERGER; Cory ; et al.	2020-01-02
Self-aligned Gate Edge Architecture With Alternate Channel Material App 20200006487 - Guha; Biswajeet ; et al.	2020-01-02
Cavity Spacer For Nanowire Transistors App 20200006478 - Hsu; William ; et al.	2020-01-02
Channel Structures With Sub-fin Dopant Diffusion Blocking Layers App 20200006332 - BOMBERGER; Cory ; et al.	2020-01-02
Nanowire Transistor Structure And Method Of Shaping App 20190393350 - Thompson; Erica J. ; et al.	2019-12-26
Dielectric Isolation Layer Between A Nanowire Transistor And A Substrate App 20190393351 - Beattie; Bruce E. ; et al.	2019-12-26
Self-aligned Gate Endcap (sage) Architectures With Gate-all-around Devices App 20190393352 - GUHA; Biswajeet ; et al.	2019-12-26
Semiconductor Layer Between Source/drain Regions And Gate Spacers App 20190355811 - Mehandru; Rishabh ; et al.	2019-11-21
Athermal optical devices based on composite structures Grant 10,295,739 - Lipson , et al.	2019-05-21
Self-aligned Gate Edge Trigate And Finfet Devices App 20190139957 - LIAO; Szuya S. ; et al.	2019-05-09
Geometry Tuning Of Fin Based Transistor App 20190019891 - GLASS; Glenn A. ; et al.	2019-01-17
Fiber-waveguide Evanescent Coupler App 20180188454 - Lipson; Michal ; et al.	2018-07-05
Fiber-waveguide evanescent coupler Grant 9,746,612 - Lipson , et al. August 29, 2	2017-08-29
Fiber-waveguide Evanescent Coupler App 20160077282 - Lipson; Michal ; et al.	2016-03-17
Athermal Optical Devices Based On Composite Structures App 20160070062 - Lipson; Michal ; et al.	2016-03-10
Passively-thermally-stabilized photonic apparatus, method, and applications Grant 8,457,453 - Lipson , et al. June 4, 2	2013-06-04
Passively-thermally-stabilized Photonic Apparatus, Method, And Applicatons App 20110102804 - Lipson; Michal ; et al.	2011-05-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.