loadpatents
Patent applications and USPTO patent grants for Dixit; Charutosh.The latest application filed is for "method and system of testing data retention of memory".
Patent | Date |
---|---|
Method and system of testing data retention of memory Grant 7,117,408 - Dixit , et al. October 3, 2 | 2006-10-03 |
Driver waveform modeling with multiple effective capacitances Grant 6,845,348 - Subbarao , et al. January 18, 2 | 2005-01-18 |
Method and system for checking for power errors in ASIC designs Grant 6,829,754 - Yu , et al. December 7, 2 | 2004-12-07 |
Method and system of testing data retention of memory App 20040165415 - Dixit, Charutosh ;   et al. | 2004-08-26 |
4K derating scheme for propagation delay and setup/hold time computation Grant 6,484,297 - Dixit , et al. November 19, 2 | 2002-11-19 |
Pin placement method for integrated circuits Grant 6,449,760 - Tetelbaum , et al. September 10, 2 | 2002-09-10 |
Pin placement method for integrated circuits App 20020066066 - Tetelbaum, Alexander ;   et al. | 2002-05-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.