Dal Toso; Stefano
Patent Applications and Registrations
Patent applications and USPTO patent grants for Dal Toso; Stefano.The latest application filed is for "type-i plls for phase-controlled applications".
- Dal Toso; Stefano - Antibes FR
- Dal Toso; Stefano - Montegalda IT
| Patent | Date |
|---|---|
| Type-i Plls For Phase-controlled Applications App 20220311446 - Perin; Mathieu ; et al. | 2022-09-29 |
| Duty cycle correction circuit Grant 11,437,985 - Vallet , et al. September 6, 2 | 2022-09-06 |
| Analog Phase Locked Loop App 20220263512 - Perin; Mathieu ; et al. | 2022-08-18 |
| Locking technique for phase-locked loop Grant 11,196,429 - Dal Toso , et al. December 7, 2 | 2021-12-07 |
| Variable reactance apparatus for dynamic gain switching of tunable oscillator Grant 11,114,978 - Perin , et al. September 7, 2 | 2021-09-07 |
| Variable Reactance Apparatus For Dynamic Gain Switching Of Tunable Oscillator App 20210126584 - Perin; Mathieu ; et al. | 2021-04-29 |
| Configurable switched power amplifier for efficient high/low output power Grant 10,951,171 - Cannella , et al. March 16, 2 | 2021-03-16 |
| Locking Technique For Phase-locked Loop App 20210067164 - Dal Toso; Stefano ; et al. | 2021-03-04 |
| Configurable Switched Power Amplifier For Efficient High/Low Output Power App 20200195199 - Cannella; Maicol ; et al. | 2020-06-18 |
| Fractional spur reduction using controlled clock jitter Grant 9,000,815 - Romano , et al. April 7, 2 | 2015-04-07 |
| Modular frequency divider and mixer configuration Grant 8,965,310 - Gerna , et al. February 24, 2 | 2015-02-24 |
| Modular Frequency Divider And Mixer Configuration App 20130244598 - Gerna; Danilo ; et al. | 2013-09-19 |
| Fractional Spur Reduction Using Controlled Clock Jitter App 20130200933 - ROMANO; Luca ; et al. | 2013-08-08 |
| Modular frequency divider and mixer configuration Grant 8,442,462 - Gerna , et al. May 14, 2 | 2013-05-14 |
| Fractional spur reduction using controlled clock jitter Grant 8,400,197 - Romano , et al. March 19, 2 | 2013-03-19 |
| Fractional Spur Reduction Using Controlled Clock Jitter App 20120025880 - Romano; Luca ; et al. | 2012-02-02 |
| Modular Frequency Divider and Mixer Configuration App 20120027121 - Gerna; Danilo ; et al. | 2012-02-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 