Crudele; Lester M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Crudele; Lester M..The latest application filed is for "method of reading data from a memory device using dynamic redundancy registers".

Company Profile

3.13.3

Crudele; Lester M. - Tomball TX
Crudele; Lester M - Tomball TX
Crudele; Lester M. - San Jose CA
Crudele; Lester M. - Groton MA
Crudele; Lester M. - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of reading data from a memory device using multiple levels of dynamic redundancy registers Grant 10,424,393 - El Baraji , et al. Sept	2019-09-24
Device with dynamic redundancy registers Grant 10,366,774 - El Baraji , et al. July 30, 2	2019-07-30
Memory device using levels of dynamic redundancy registers for writing a data word that failed a write operation Grant 10,366,775 - El-Baraji , et al. July 30, 2	2019-07-30
Memory Device Using Dynamic Redundancy Registers App 20180114590 - EL-BARAJI; Mourad ; et al.	2018-04-26
Method Of Reading Data From A Memory Device Using Dynamic Redundancy Registers App 20180114589 - EL-BARAJI; Mourad ; et al.	2018-04-26
Device With Dynamic Redundancy Registers App 20180090226 - EL BARAJI; Mourad ; et al.	2018-03-29
System having an address generating unit and a log comparator packaged as an integrated circuit seperate from cache log memory and cache data memory Grant 5,113,506 - Moussouris , et al. * May 12, 1	1992-05-12
Cup chip having tag comparator and address translation unit on chip and connected to off-chip cache and main memories Grant 4,953,073 - Moussouris , et al. August 28, 1	1990-08-28
Scan testing a digital system using scan chains in integrated circuits Grant 4,947,357 - Stewart , et al. August 7, 1	1990-08-07
Write buffer Grant 4,805,098 - Mills, Jr. , et al. February 14, 1	1989-02-14
Method and apparatus for validating prefetched instruction Grant 4,757,445 - Zolnowsky , et al. * July 12, 1	1988-07-12
Method and apparatus for validating prefetched instruction Grant 4,710,866 - Zolnowsky , et al. December 1, 1	1987-12-01
Data processor having dynamic bus sizing Grant 4,633,437 - Mothersole , et al. December 30, 1	1986-12-30
Virtual memory data processor Grant 4,488,228 - Crudele , et al. December 11, 1	1984-12-11
Microprocessor interrupt processing Grant 4,349,873 - Gunter , et al. September 14, 1	1982-09-14
Bus error recognition for microprogrammed data processor Grant 4,348,722 - Gunter , et al. September 7, 1	1982-09-07

Company Registrations

SEC

0001330273

Crudele Lester M

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.