loadpatents
name:-0.049064159393311
name:-0.049185037612915
name:-0.0004580020904541
Christensen; Todd Alan Patent Filings

Christensen; Todd Alan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Christensen; Todd Alan.The latest application filed is for "vertical stacking of field effect transistor structures for logic gates".

Company Profile
0.50.45
  • Christensen; Todd Alan - Rochester MN US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Layout to minimize FET variation in small dimension photolithography
Grant 8,860,141 - Behrends , et al. October 14, 2
2014-10-14
Vertical stacking of field effect transistor structures for logic gates
Grant 8,754,417 - Christensen , et al. June 17, 2
2014-06-17
Data security for dynamic random access memory using body bias to clear data at power-up
Grant 8,467,230 - Behrends , et al. June 18, 2
2013-06-18
Vertical Stacking of Field Effect Transistor Structures for Logic Gates
App 20130001701 - Christensen; Todd Alan ;   et al.
2013-01-03
Vertical stacking of field effect transistor structures for logic gates
Grant 8,314,001 - Christensen , et al. November 20, 2
2012-11-20
Implementing physically unclonable function (PUF) utilizing EDRAM memory cell capacitance variation
Grant 8,300,450 - Christensen , et al. October 30, 2
2012-10-30
Implementing Physically Unclonable Function (puf) Utilizing Edram Memory Cell Capacitance Variation
App 20120106235 - Christensen; Todd Alan ;   et al.
2012-05-03
Delay chain burn-in for increased repeatability of physically unclonable functions
Grant 8,159,260 - Behrends , et al. April 17, 2
2012-04-17
Data Security For Dynamic Random Access Memory Using Body Bias To Clear Data At Power-up
App 20120087176 - Behrends; Derick Gardner ;   et al.
2012-04-12
Delay Chain Burn-in For Increased Repeatability Of Physically Unclonable Functions
App 20120081143 - Behrends; Derick Gardner ;   et al.
2012-04-05
Enhanced field effect transistor
Grant 8,138,054 - Allen , et al. March 20, 2
2012-03-20
Power distribution in a vertically integrated circuit
Grant 8,105,940 - Christensen , et al. January 31, 2
2012-01-31
Vertical Stacking of Field Effect Transistor Structures for Logic Gates
App 20110248349 - Christensen; Todd Alan ;   et al.
2011-10-13
Implementing tamper evident and resistant detection through modulation of capacitance
Grant 7,989,918 - Bartley , et al. August 2, 2
2011-08-02
Semiconductor scheme for reduced circuit area in a simplified process
Grant 7,935,629 - Christensen , et al. May 3, 2
2011-05-03
Implementing boosted wordline voltage in memories
Grant 7,924,633 - Behrends , et al. April 12, 2
2011-04-12
Implementing enhanced array access time tracking with logic built in self test of dynamic memory and random logic
Grant 7,925,950 - Christensen , et al. April 12, 2
2011-04-12
Implementing enhanced LBIST testing of paths including arrays
Grant 7,844,869 - Bushard , et al. November 30, 2
2010-11-30
Implementing enhanced dual mode SRAM performance screen ring oscillator
Grant 7,835,176 - Adams , et al. November 16, 2
2010-11-16
Enhanced Field Effect Transistor
App 20100252868 - Allen; David Howard ;   et al.
2010-10-07
Implementing Boosted Wordline Voltage in Memories
App 20100214859 - Behrends; Derick Gardner ;   et al.
2010-08-26
Implementing Enhanced Array Access Time Tracking With Logic Built in Self Test of Dynamic Memory and Random Logic
App 20100218055 - Christensen; Todd Alan ;   et al.
2010-08-26
Implementing Tamper Evident And Resistant Detection Through Modulation Of Capacitance
App 20100187525 - Bartley; Gerald Keith ;   et al.
2010-07-29
Implementing Enhanced Dual Mode SRAM Performance Screen Ring Oscillator
App 20100188888 - Adams; Chad Allen ;   et al.
2010-07-29
Power Distribution In A Vertically Integrated Circuit
App 20100140808 - Christensen; Todd Alan ;   et al.
2010-06-10
Method for improved power distribution in a three dimensional vertical integrated circuit
Grant 7,727,887 - Christensen , et al. June 1, 2
2010-06-01
Implementing decoupling capacitors with hot-spot thermal reduction on integrated circuit chips
Grant 7,723,816 - Bartley , et al. May 25, 2
2010-05-25
Implementing local evaluation of domino read SRAM with enhanced SRAM cell stability with minimized area usage
Grant 7,724,586 - Adams , et al. May 25, 2
2010-05-25
Apparatus for implementing domino SRAM leakage current reduction
Grant 7,715,221 - Christensen , et al. May 11, 2
2010-05-11
Apparatus for improved power distribution in a three dimensional vertical integrated circuit
Grant 7,701,064 - Christensen , et al. April 20, 2
2010-04-20
Method and circuit for implementing enhanced SRAM write and read performance ring oscillator
Grant 7,684,263 - Adams , et al. March 23, 2
2010-03-23
Implementing Local Evaluation of Domino Read SRAM With Enhanced SRAM Cell Stability and Enhanced Area Usage
App 20100046278 - Adams; Chad Allen ;   et al.
2010-02-25
Implementing Decoupling Capacitors With Hot-Spot Thermal Reduction on Integrated Circuit Chips
App 20100032799 - Bartley; Gerald Keith ;   et al.
2010-02-11
Implementing Reduced Hot-Spot Thermal Effects for SOI Circuits
App 20100019385 - Bartley; Gerald Keith ;   et al.
2010-01-28
Semiconductor scheme for reduced circuit area in a simplified process
Grant 7,626,220 - Christensen , et al. December 1, 2
2009-12-01
Implementing enhanced SRAM read performance sort ring oscillator (PSRO)
Grant 7,609,542 - Adams , et al. October 27, 2
2009-10-27
Method and Circuit for Implementing Enhanced SRAM Write and Read Performance Ring Oscillator
App 20090185435 - Adams; Chad Allen ;   et al.
2009-07-23
Method and circuit for implementing enhanced LBIST testing of paths including arrays
App 20090183044 - Bushard; Louis Bernard ;   et al.
2009-07-16
Implementing Low Power Level Shifter For High Performance Integrated Circuits
App 20090174457 - Behrends; Derick Gardner ;   et al.
2009-07-09
Method for Improved Power Distribution in a Three Dimensional Vertical Integrated Circuit
App 20090111214 - Christensen; Todd Alan ;   et al.
2009-04-30
Apparatus for Improved Power Distribution in a Three Dimensional Vertical Integrated Circuit
App 20090108457 - Christensen; Todd Alan ;   et al.
2009-04-30
Method for implementing level shifter circuits for integrated circuits
Grant 7,525,367 - Behrends , et al. April 28, 2
2009-04-28
Method and Apparatus for Implementing Enhanced SRAM Read Performance Sort Ring Oscillator (PSRO)
App 20090027945 - Adams; Chad Allen ;   et al.
2009-01-29
Method And Apparatus For Implementing Enhanced Sram Read Performance Sort Ring Oscillator (psro)
App 20090027946 - Adams; Chad Allen ;   et al.
2009-01-29
Method and apparatus for implementing enhanced SRAM read performance sort ring oscillator (PSRO)
Grant 7,480,170 - Adams , et al. January 20, 2
2009-01-20
Apparatus For Implementing Domino Sram Leakage Current Reduction
App 20080273402 - Christensen; Todd Alan ;   et al.
2008-11-06
Method for implementing domino SRAM leakage current reduction
Grant 7,414,878 - Christensen , et al. August 19, 2
2008-08-19
Semiconductor Scheme for Reduced Circuit Area in a Simplified Process
App 20080102627 - Christensen; Todd Alan ;   et al.
2008-05-01
Semiconductor Scheme for Reduced Circuit Area in a Simplified Process
App 20080093683 - Christensen; Todd Alan ;   et al.
2008-04-24
Method for Implementing Level Shifter Circuits and Low Power Level Shifter Circuits for Integrated Circuits
App 20080084237 - Behrends; Derick Gardner ;   et al.
2008-04-10
Method for Implementing Level Shifter Circuits and Low Power Level Shifter Circuits for Integrated Circuits
App 20080084231 - Behrends; Derick Gardner ;   et al.
2008-04-10
Semiconductor scheme for reduced circuit area in a simplified process
Grant 7,317,217 - Christensen , et al. January 8, 2
2008-01-08
ROM load balancing for bit lines
Grant 7,218,543 - Christensen , et al. May 15, 2
2007-05-15
Array redundancy supporting multiple independent repairs
Grant 7,206,236 - Aipperspach , et al. April 17, 2
2007-04-17
Method, apparatus, and computer program product for implementing polymorphic reconfiguration of a cache size
App 20070083712 - Bradford; Jeffrey Powers ;   et al.
2007-04-12
ROM load balancing for bit lines
App 20070064463 - Christensen; Todd Alan ;   et al.
2007-03-22
Method And Sum Addressed Cell Encoder For Enhanced Compare And Search Timing For Cam Compare
App 20060087873 - Adams; Chad Allen ;   et al.
2006-04-27
Method and sum addressed cell encoder for enhanced compare and search timing for CAM compare
Grant 7,035,127 - Adams , et al. April 25, 2
2006-04-25
Semiconductor scheme for reduced circuit area in a simplified process
App 20060060926 - Christensen; Todd Alan ;   et al.
2006-03-23
Pulse generator circuit and semiconductor device including same
Grant 7,015,600 - Adams , et al. March 21, 2
2006-03-21
Lower power and reduced device split local and continuous bitline for domino read SRAMs
Grant 6,901,003 - Adams , et al. May 31, 2
2005-05-31
Lower power and reduced device split local and continuous bitline for domino read SRAMs
App 20050007813 - Adams, Chad Allen ;   et al.
2005-01-13
Ring oscillator circuit for EDRAM/DRAM performance monitoring
Grant 6,774,734 - Christensen , et al. August 10, 2
2004-08-10
Ring Oscillator Circuit For Edram/dram Performance Monitoring
App 20040100336 - Christensen, Todd Alan ;   et al.
2004-05-27
Split local and continuous bitline requiring fewer wires
Grant 6,741,493 - Christensen , et al. May 25, 2
2004-05-25
Split Local And Continuous Bitline Requiring Fewer Wires
App 20040090817 - Christensen, Todd Alan ;   et al.
2004-05-13
Pulse generator circuit and semiconductor device including same
App 20040070433 - Adams, Chad Allen ;   et al.
2004-04-15
Silicon-on-insulator (SOI) semiconductor structure for implementing transistor source connections using buried dual rail distribution
Grant 6,670,716 - Christensen , et al. December 30, 2
2003-12-30
Method and semiconductor structure for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devices
Grant 6,667,518 - Christensen , et al. December 23, 2
2003-12-23
Split local and continuous bitline for fast domino read SRAM
Grant 6,657,886 - Adams , et al. December 2, 2
2003-12-02
Split Local And Continuous Bitline For Fast Domino Read Sram
App 20030210565 - Adams, Chad Allen ;   et al.
2003-11-13
Method and semiconductor structure for implementing reach through buried interconnect for silicon-on-insulator (SOI) devices
Grant 6,645,796 - Christensen , et al. November 11, 2
2003-11-11
Reduction of parasitic bipolar leakage current in silicon on insulator devices
App 20030205759 - Christensen, Todd Alan ;   et al.
2003-11-06
Stability test for silicon on insulator SRAM memory cells utilizing bitline precharge stress operations to stress memory cells under test
Grant 6,643,804 - Aipperspach , et al. November 4, 2
2003-11-04
Silicon-on-insulator (soi) Semiconductor Structure For Implementing Transistor Source Connections Using Buried Dual Rail Distribution
App 20030170936 - Christensen, Todd Alan ;   et al.
2003-09-11
Silicon-on-insulator SRAM cells with increased stability and yield
App 20030123279 - Aipperspach, Anthony Gus ;   et al.
2003-07-03
Method and semiconductor structure for implementing reach through buried interconnect for silicon-on insulator (SOI) devices
App 20030094653 - Christensen, Todd Alan ;   et al.
2003-05-22
Method and semiconductor structure for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devices
App 20030094654 - Christensen, Todd Alan ;   et al.
2003-05-22
Method And Ring Oscillator For Evaluating Dynamic Circuits
App 20030071692 - Aipperspach, Anthony Gus ;   et al.
2003-04-17
Silicon-on-insulator SRAM cells with increased stability and yield
App 20030058675 - Aipperspach, Anthony Gus ;   et al.
2003-03-27
Method for implementing SOI transistor source connections using buried dual rail distribution
Grant 6,498,057 - Christensen , et al. December 24, 2
2002-12-24
Method and semiconductor structure for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devices
Grant 6,492,244 - Christensen , et al. December 10, 2
2002-12-10
Implementing contacts for bodies of semiconductor-on-insulator transistors
Grant 6,429,099 - Christensen , et al. August 6, 2
2002-08-06
Implementing contacts for bodies of semiconductor-on-insulator transistors
App 20020030229 - Christensen, Todd Alan ;   et al.
2002-03-14
Laser fuseblow protection method for silicon on insulator (SOI) transistors
App 20020027248 - Aipperspach, Anthony Gus ;   et al.
2002-03-07
Integrated circuit having integral decoupling capacitor
Grant 6,303,457 - Christensen , et al. October 16, 2
2001-10-16
Method and semiconductor structure for implementing dual plane body contacts for silicon-on-insulator (SOI) transistors
App 20010026990 - Christensen, Todd Alan ;   et al.
2001-10-04
Method and semiconductor structure for implementing dual plane body contacts for silicon-on-insulator (SOI) transistors
Grant 6,287,901 - Christensen , et al. September 11, 2
2001-09-11
Buried patterned conductor planes for semiconductor-on-insulator integrated circuit
Grant 6,121,659 - Christensen , et al. September 19, 2
2000-09-19
Bulk silicon voltage plane for SOI applications
Grant 5,889,306 - Christensen , et al. March 30, 1
1999-03-30
Method and apparatus for handling variable data word widths and array depths in a serial shared abist scheme
Grant 5,835,502 - Aipperspach , et al. November 10, 1
1998-11-10
Multi-threaded cell for a memory
Grant 5,778,243 - Aipperspach , et al. July 7, 1
1998-07-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed