loadpatents
Patent applications and USPTO patent grants for Cheng; Hsin-Li.The latest application filed is for "trench capacitor profile to decrease substrate warpage".
Patent | Date |
---|---|
Trench Capacitor Profile To Decrease Substrate Warpage App 20210343881 - Cheng; Hsin-Li ;   et al. | 2021-11-04 |
Voltage Reference Circuit And Method For Providing Reference Voltage App 20210255656 - WANG; Yen-Ting ;   et al. | 2021-08-19 |
Trench capacitor profile to decrease substrate warpage Grant 11,063,157 - Cheng , et al. July 13, 2 | 2021-07-13 |
Trench Capacitor Profile To Decrease Substrate Warpage App 20210202761 - Cheng; Hsin-Li ;   et al. | 2021-07-01 |
Semiconductor Device With Reduced Flicker Noise App 20210202711 - Cheng; Hsin-Li ;   et al. | 2021-07-01 |
Low Warpage High Density Trench Capacitor App 20210104598 - Lin; Jyun-Ying ;   et al. | 2021-04-08 |
Semiconductor device with reduced flicker noise Grant 10,971,596 - Cheng , et al. April 6, 2 | 2021-04-06 |
Semiconductor device Grant 10,971,404 - Chang , et al. April 6, 2 | 2021-04-06 |
Low warpage high density trench capacitor Grant 10,868,110 - Lin , et al. December 15, 2 | 2020-12-15 |
Film scheme for a high density trench capacitor Grant 10,693,019 - Cheng , et al. | 2020-06-23 |
Semiconductor Device With Reduced Flicker Noise App 20200144389 - Cheng; Hsin-Li ;   et al. | 2020-05-07 |
Film Scheme For A High Density Trench Capacitor App 20200066922 - Cheng; Hsin-Li ;   et al. | 2020-02-27 |
Semiconductor Structure And Associated Manufacturing Method App 20200035802 - CHENG; HSIN-LI ;   et al. | 2020-01-30 |
Semiconductor Device With Reduced Flicker Noise App 20200035806 - Cheng; Hsin-Li ;   et al. | 2020-01-30 |
Semiconductor device with reduced flicker noise Grant 10,529,818 - Cheng , et al. J | 2020-01-07 |
Low Warpage High Density Trench Capacitor App 20190245031 - Lin; Jyun-Ying ;   et al. | 2019-08-08 |
Low warpage high density trench capacitor Grant 10,276,651 - Lin , et al. | 2019-04-30 |
Low Warpage High Density Trench Capacitor App 20190074349 - Lin; Jyun-Ying ;   et al. | 2019-03-07 |
Method of forming serpentine resistor Grant 10,162,931 - Lo , et al. Dec | 2018-12-25 |
Method Of Forming Serpentine Resistor App 20180285509 - LO; WEN-SHUN ;   et al. | 2018-10-04 |
Semiconductor Device App 20180269110 - CHANG; YU-CHI ;   et al. | 2018-09-20 |
Semiconductor device and method of manufacturing the same Grant 9,978,645 - Chang , et al. May 22, 2 | 2018-05-22 |
Semiconductor structure Grant 9,601,411 - Kalnitsky , et al. March 21, 2 | 2017-03-21 |
Semiconductor Device And Method Of Manufacturing The Same App 20170033216 - CHANG; YU-CHI ;   et al. | 2017-02-02 |
Semiconductor Structure App 20160104660 - KALNITSKY; Alexander ;   et al. | 2016-04-14 |
Low TCR high resistance resistor Grant 9,269,758 - Yang , et al. February 23, 2 | 2016-02-23 |
Semiconductor structure and fabricating method thereof Grant 9,236,326 - Kalnitsky , et al. January 12, 2 | 2016-01-12 |
Deep trench structure for high density capacitor Grant 9,178,080 - Kalnitsky , et al. November 3, 2 | 2015-11-03 |
Semiconductor Structure And Fabricating Method Thereof App 20150311140 - KALNITSKY; Alexander ;   et al. | 2015-10-29 |
Deep Trench Structure For High Density Capacitor App 20140145299 - Kalnitsky; Alex ;   et al. | 2014-05-29 |
Low Tcr High Resistance Resistor App 20120181612 - Yang; Jing-Hwang ;   et al. | 2012-07-19 |
Electrical Fuse Structure and Method App 20100090751 - Cheng; Hsin-Li ;   et al. | 2010-04-15 |
Electrical fuse structure and method Grant 7,642,176 - Cheng , et al. January 5, 2 | 2010-01-05 |
Electrical Fuse Structure and Method App 20090261450 - Cheng; Hsin-Li ;   et al. | 2009-10-22 |
Method of doing ESD protective device ion implant without additional photo mask Grant 6,281,059 - Cheng , et al. August 28, 2 | 2001-08-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.