loadpatents
name:-0.024743795394897
name:-0.08242392539978
name:-0.011317014694214
Chang; Hsu-Yu Patent Filings

Chang; Hsu-Yu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chang; Hsu-Yu.The latest application filed is for "adjacent gate-all-around integrated circuit structures having non-merged epitaxial source or drain regions".

Company Profile
22.21.34
  • Chang; Hsu-Yu - Hillsboro OR
  • Chang; Hsu-Yu - Taipei TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Gate-all-around integrated circuit structures having dual nanoribbon channel structures
Grant 11,437,483 - Trivedi , et al. September 6, 2
2022-09-06
Adjacent Gate-all-around Integrated Circuit Structures Having Non-merged Epitaxial Source Or Drain Regions
App 20220093588 - SUBRAMANIAN; Sairam ;   et al.
2022-03-24
Gate Endcap Architectures Having Relatively Short Vertical Stack
App 20210305243 - SUBRAMANIAN; Sairam ;   et al.
2021-09-30
Multi voltage threshold transistors through process and design-induced multiple work functions
Grant 11,121,040 - Lee , et al. September 14, 2
2021-09-14
Gate-all-around Integrated Circuit Structures Having Dual Nanoribbon Channel Structures
App 20210280683 - TRIVEDI; Tanuj ;   et al.
2021-09-09
Gate-all-around Integrated Circuit Structures Having Depopulated Channel Structures
App 20210257452 - TRIVEDI; Tanuj ;   et al.
2021-08-19
Gate-all-around Integrated Circuit Structures Having Depopulated Channel Structures
App 20210257453 - TRIVEDI; Tanuj ;   et al.
2021-08-19
Gate-all-around integrated circuit structures having depopulated channel structures
Grant 11,094,782 - Trivedi , et al. August 17, 2
2021-08-17
Hybrid finfet structure with bulk source/drain regions
Grant 11,075,286 - Jan , et al. July 27, 2
2021-07-27
Strain Based Performance Enhancement Using Selective Metal Oxidation Inside Gate
App 20210193844 - RAMASWAMY; Rahul ;   et al.
2021-06-24
Co-integrated High Performance Nanoribbon Transistors With High Voltage Thick Gate Finfet Devices
App 20210184051 - TRIVEDI; Tanuj ;   et al.
2021-06-17
High Voltage Extended-drain Mos (edmos) Nanowire Transistors
App 20210184032 - NIDHI; Nidhi ;   et al.
2021-06-17
Single Gated 3d Nanowire Inverter For High Density Thick Gate Soc Applications
App 20210184000 - RAMASWAMY; Rahul ;   et al.
2021-06-17
High Voltage Ultra-low Power Thick Gate Nanoribbon Transistors For Soc Applications
App 20210184045 - RAMASWAMY; Rahul ;   et al.
2021-06-17
Nanoribbon Thick Gate Devices With Differential Ribbon Spacing And Width For Soc Applications
App 20210184001 - TRIVEDI; Tanuj ;   et al.
2021-06-17
Nanoribbon Thick Gate Device With Hybrid Dielectric Tuning For High Breakdown And Vt Modulation
App 20210183857 - HAFEZ; Walid M. ;   et al.
2021-06-17
Esd Diode Solution For Nanoribbon Architectures
App 20210183850 - NIDHI; Nidhi ;   et al.
2021-06-17
Resistor between gates in self-aligned gate edge architecture
Grant 10,964,690 - Olac-Vaw , et al. March 30, 2
2021-03-30
Fin-based thin film resistor
Grant 10,930,729 - Jan , et al. February 23, 2
2021-02-23
Isolation well doping with solid-state diffusion sources for finFET architectures
Grant 10,854,607 - Jan , et al. December 1, 2
2020-12-01
FINFET based junctionless wrap around structure
Grant 10,854,757 - Ramaswamy , et al. December 1, 2
2020-12-01
Monolithic splitter using re-entrant poly silicon waveguides
Grant 10,811,751 - Ramaswamy , et al. October 20, 2
2020-10-20
Transmission lines using bending fins from local stress
Grant 10,761,264 - Ramaswamy , et al. Sep
2020-09-01
MOS antifuse with void-accelerated breakdown
Grant 10,763,209 - Olac-Vaw , et al. Sep
2020-09-01
Depletion mode gate in ultrathin FINFET based architecture
Grant 10,756,210 - Jan , et al. A
2020-08-25
Isolation Well Doping With Solid-state Diffusion Sources For Finfet Architectures
App 20200251471 - Kind Code
2020-08-06
Doping with solid-state diffusion sources for finFET architectures
Grant 10,643,999 - Jan , et al.
2020-05-05
Depletion Mode Gate In Ultrathin Finfet Based Architecture
App 20200066907 - JAN; Chia-Hong ;   et al.
2020-02-27
Transistor with thermal performance boost
Grant 10,559,688 - Lee , et al. Feb
2020-02-11
Resistor Between Gates In Self-aligned Gate Edge Architecture
App 20200043914 - OLAC-VAW; ROMAN W. ;   et al.
2020-02-06
Monolithic Splitter Using Re-entrant Poly Silicon Waveguides
App 20190356032 - RAMASWAMY; Rahul ;   et al.
2019-11-21
Multi Voltage Threshold Transistors Through Process And Design-induced Multiple Work Functions
App 20190304840 - LEE; Chen-Guan ;   et al.
2019-10-03
Doping With Solid-state Diffusion Sources For Finfet Architectures
App 20190287973 - Jan; Chia-Hong ;   et al.
2019-09-19
Transmission Lines Using Bending Fins From Local Stress
App 20190278022 - RAMASWAMY; Rahul ;   et al.
2019-09-12
Finfet Based Junctionless Wrap Around Structure
App 20190245098 - RAMASWAMY; Rahul ;   et al.
2019-08-08
Hybrid Finfet Structure With Bulk Source/drain Regions
App 20190237564 - JAN; Chia-Hong ;   et al.
2019-08-01
Fin-based Thin Film Resistor
App 20190206980 - JAN; Chia-Hong ;   et al.
2019-07-04
Doping with solid-state diffusion sources for finFET architectures
Grant 10,340,273 - Jan , et al.
2019-07-02
Non-linear Fin-based Devices
App 20190097057 - Dias; Neville L. ;   et al.
2019-03-28
Transistor gate metal with laterally graduated work function
Grant 10,192,969 - Jan , et al. Ja
2019-01-29
Transistor With Thermal Performance Boost
App 20190027604 - LEE; CHEN-GUAN ;   et al.
2019-01-24
Non-linear fin-based devices
Grant 10,164,115 - Dias , et al. Dec
2018-12-25
Dual Threshold Voltage (vt) Channel Devices And Their Methods Of Fabrication
App 20180323260 - CHANG; Hsu-Yu ;   et al.
2018-11-08
Isolation well doping with solid-state diffusion sources for FinFET architectures
Grant 10,090,304 - Jan , et al. October 2, 2
2018-10-02
Multi-gate transistor with variably sized fin
Grant 9,947,585 - Nidhi , et al. April 17, 2
2018-04-17
Transistor Gate Metal With Laterally Graduated Work Function
App 20170207312 - Jan; Chia-Hong ;   et al.
2017-07-20
Mos Antifuse With Void-accelerated Breakdown
App 20170162503 - OLAC-VAW; Roman ;   et al.
2017-06-08
Doping With Solid-state Diffusion Sources For Finfet Architectures
App 20170125419 - Jan; Chia-Hong ;   et al.
2017-05-04
Multi-gate Transistor With Variably Sized Fin
App 20170103923 - NIDHI; NIDHI ;   et al.
2017-04-13
Non-linear Fin-based Devices
App 20170098709 - DIAS; NEVILLE L. ;   et al.
2017-04-06
Isolation Well Doping With Solid-state Diffusion Sources For Finfet Architectures
App 20160211262 - JAN; CHIA-HONG ;   et al.
2016-07-21
Polysilicon Thin Film Fabrication Method
App 20070065998 - Lee; Si-Chen ;   et al.
2007-03-22
Polysilicon thin film fabrication method
Grant 7,192,818 - Lee , et al. March 20, 2
2007-03-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed