loadpatents
name:-0.058555841445923
name:-0.063154935836792
name:-0.0099279880523682
Bhakta; Jayesh R. Patent Filings

Bhakta; Jayesh R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bhakta; Jayesh R..The latest application filed is for "memory module having volatile and non-volatile memory subsystems and method of operation".

Company Profile
8.63.50
  • Bhakta; Jayesh R. - Cerritos CA
  • Bhakta; Jayesh R - Cerritos CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory Module Having Volatile And Non-volatile Memory Subsystems And Method Of Operation
App 20220253380 - Lee; Hyun ;   et al.
2022-08-11
Hybrid memory module and system and method of operating the same
Grant 11,243,886 - Lee , et al. February 8, 2
2022-02-08
Memory Module With Data Buffering
App 20210382834 - Solomon; Jefferey C. ;   et al.
2021-12-09
Memory Module With Distributed Data Buffers
App 20210271593 - Lee; Hyun ;   et al.
2021-09-02
Memory module with data buffering
Grant 11,093,417 - Solomon , et al. August 17, 2
2021-08-17
Memory Module With Local Synchronization And Method Of Operation
App 20210240620 - Lee; Hyun ;   et al.
2021-08-05
Memory Module With Timing-controlled Data Buffering
App 20210149829 - Lee; Hyun ;   et al.
2021-05-20
Memory module with controlled byte-wise buffers
Grant 10,949,339 - Lee , et al. March 16, 2
2021-03-16
Memory module with local synchronization and method of operation
Grant 10,884,923 - Lee , et al. January 5, 2
2021-01-05
Memory module with timing-controlled data buffering
Grant 10,860,506 - Lee , et al. December 8, 2
2020-12-08
Memory Module With Data Buffering
App 20200192834 - Solomon; Jefferey C. ;   et al.
2020-06-18
Hybrid Memory Module And System And Method Of Operating The Same
App 20200042456 - Lee; Hyun ;   et al.
2020-02-06
Memory module with data buffering
Grant 10,489,314 - Solomon , et al. Nov
2019-11-26
Memory Module With Local Synchronization And Method Of Operation
App 20190354480 - Lee; Hyun ;   et al.
2019-11-21
Memory Module With Timing-controlled Data Buffering
App 20190347220 - Lee; Hyun ;   et al.
2019-11-14
Multi Mode Memory Module with Data Handlers
App 20190295675 - Lee; Hyun ;   et al.
2019-09-26
Hybrid memory module and system and method of operating the same
Grant 10,380,022 - Lee , et al. A
2019-08-13
Memory module with local synchronization
Grant 10,324,841 - Lee , et al.
2019-06-18
Memory module with timing-controlled data paths in distributed data buffers
Grant 10,268,608 - Lee , et al.
2019-04-23
Multi-mode memory module with data handlers
Grant 10,217,523 - Lee , et al. Feb
2019-02-26
Memory Module With Data Buffering
App 20180300267 - Solomon; Jeffrey C. ;   et al.
2018-10-18
Memory module and circuit providing load isolation and noise reduction
Grant 10,025,731 - Lee , et al. July 17, 2
2018-07-17
Memory Module With Timing-controlled Data Paths In Distributed Data Buffers
App 20180095908 - Lee; Hyun ;   et al.
2018-04-05
Memory module with data buffering
Grant 9,858,215 - Solomon , et al. January 2, 2
2018-01-02
Memory Module With Controlled Byte-wise Buffers
App 20170337125 - Lee; Hyun ;   et al.
2017-11-23
Memory module with timing-controlled data paths in distributed data buffers
Grant 9,824,035 - Lee , et al. November 21, 2
2017-11-21
Memory Module With Timing-controlled Data Paths In Distributed Data Buffers
App 20170147514 - Lee; Hyun ;   et al.
2017-05-25
Memory module with distributed data buffers and method of operation
Grant 9,606,907 - Lee , et al. March 28, 2
2017-03-28
Memory module with distributed data buffers and method of operation
Grant 9,563,587 - Lee , et al. February 7, 2
2017-02-07
Arrangement of memory devices in a multi-rank memory module
Grant 9,426,916 - Bhakta , et al. August 23, 2
2016-08-23
Memory Module With Local Synchronization
App 20160162404 - Lee; Hyun ;   et al.
2016-06-09
Memory Module With Distributed Data Buffers And Method Of Operation
App 20160034408 - Lee; Hyun ;   et al.
2016-02-04
Memory module with distributed data buffers and method of operation
Grant 9,128,632 - Lee , et al. September 8, 2
2015-09-08
Hybrid Memory Module And System And Method Of Operating The Same
App 20150169238 - Lee; Hyun ;   et al.
2015-06-18
Memory module with circuit providing load isolation and noise reduction
Grant 9,037,809 - Lee , et al. May 19, 2
2015-05-19
Memory module with load reducing circuit and method of operation
Grant 9,037,774 - Solomon , et al. May 19, 2
2015-05-19
Module having at least one thermally conductive layer between printed circuit boards
Grant 8,971,045 - Pauley , et al. March 3, 2
2015-03-03
Memory Module With Distributed Data Buffers And Method Of Operation
App 20140337539 - Lee; Hyun ;   et al.
2014-11-13
Electronic module with flexible portion
Grant 8,864,500 - Bhakta , et al. October 21, 2
2014-10-21
Circuit providing load isolation and noise reduction
Grant 8,782,350 - Lee , et al. July 15, 2
2014-07-15
Multirank DDR memory modual with load reduction
Grant 8,756,364 - Bhakta , et al. June 17, 2
2014-06-17
Apparatus and method for self-test in a multi-rank memory module
Grant 8,689,064 - Lee , et al. April 1, 2
2014-04-01
Memory Module With Distributed Data Buffers And Method Of Operation
App 20140040568 - Lee; Hyun ;   et al.
2014-02-06
Load-reducing Circuit For Memory Module
App 20140040569 - Solomon; Jefferey C. ;   et al.
2014-02-06
System and method utilizing distributed byte-wise buffers on a memory module
Grant 8,516,185 - Lee , et al. August 20, 2
2013-08-20
Circuit for memory module
Grant 8,516,188 - Solomon , et al. August 20, 2
2013-08-20
System and method of increasing addressable memory space on a memory board
Grant 8,417,870 - Lee , et al. April 9, 2
2013-04-09
Memory board with self-testing capability
Grant 8,359,501 - Lee , et al. January 22, 2
2013-01-22
Module having at least two surfaces and at least one thermally conductive layer therebetween
Grant 8,345,427 - Pauley , et al. January 1, 2
2013-01-01
Circuit with flexible portion
Grant 8,287,291 - Bhakta , et al. October 16, 2
2012-10-16
Circuit Providing Load Isolation And Noise Reduction
App 20120250386 - Lee; Hyun ;   et al.
2012-10-04
Method And System For Resolving Interoperability Of Multiple Types Of Dual In-line Memory Modules
App 20120239874 - Lee; Hyun ;   et al.
2012-09-20
Systems and methods for refreshing a memory module
Grant 8,264,903 - Lee , et al. September 11, 2
2012-09-11
Circuit providing load isolation and noise reduction
Grant 8,154,901 - Lee , et al. April 10, 2
2012-04-10
Circuit for providing chip-select signals to a plurality of ranks of a DDR memory module
Grant 8,081,535 - Bhakta , et al. December 20, 2
2011-12-20
Circuit for providing chip-select signals to a plurality of ranks of a DDR memory module
Grant 8,081,537 - Bhakta , et al. December 20, 2
2011-12-20
Circuit for memory module
Grant 8,081,536 - Solomon , et al. December 20, 2
2011-12-20
Circuit providing load isolation and memory domain translation for memory module
Grant 8,072,837 - Solomon , et al. December 6, 2
2011-12-06
Circuit with flexible portion
Grant 8,033,836 - Bhakta , et al. October 11, 2
2011-10-11
Memory board with self-testing capability
Grant 8,001,434 - Lee , et al. August 16, 2
2011-08-16
Module Having At Least Two Surfaces And At Least One Thermally Conductive Layer Therebetween
App 20110110047 - Pauley; Robert S. ;   et al.
2011-05-12
Circuit For Providing Chip-select Signals To A Plurality Of Ranks Of A Ddr Memory Module
App 20110090749 - Bhakta; Jayesh R. ;   et al.
2011-04-21
Circuit Providing Load Isolation And Memory Domain Translation For Memory Module
App 20110085406 - Solomon; Jeffrey C. ;   et al.
2011-04-14
Circuit providing load isolation and memory domain translation for memory module
Grant 7,916,574 - Solomon , et al. March 29, 2
2011-03-29
Circuit providing load isolation and memory domain translation for memory module
Grant 7,881,150 - Solomon , et al. February 1, 2
2011-02-01
System And Method Utilizing Distributed Byte-wise Buffers On A Memory Module
App 20110016250 - Lee; Hyun ;   et al.
2011-01-20
System And Method Of Increasing Addressable Memory Space On A Memory Board
App 20110016269 - Lee; Hyun ;   et al.
2011-01-20
Memory module decoder
Grant 7,864,627 - Bhakta , et al. January 4, 2
2011-01-04
Module having at least two surfaces and at least one thermally conductive layer therebetween
Grant 7,839,645 - Pauley , et al. November 23, 2
2010-11-23
Circuit with flexible portion
Grant 7,811,097 - Bhakta , et al. October 12, 2
2010-10-12
Circuit Providing Load Isolation And Memory Domain Translation For Memory Module
App 20100128507 - Solomon; Jeffrey C. ;   et al.
2010-05-27
Module Having At Least Two Surfaces And At Least One Thermally Conductive Layer Therebetween
App 20100110642 - Pauley; Robert S. ;   et al.
2010-05-06
Memory Module Decoder
App 20100091540 - Bhakta; Jayesh R. ;   et al.
2010-04-15
Memory module with a circuit providing load isolation and memory domain translation
Grant 7,636,274 - Solomon , et al. December 22, 2
2009-12-22
High density module having at least two substrates and at least one thermally conductive layer therebetween
Grant 7,630,202 - Pauley , et al. December 8, 2
2009-12-08
Memory module decoder
Grant 7,619,912 - Bhakta , et al. November 17, 2
2009-11-17
Memory Module With A Circuit Providing Load Isolation And Memory Domain Translation
App 20090201711 - Solomon; Jeffrey C. ;   et al.
2009-08-13
Memory module with a circuit providing load isolation and memory domain translation
Grant 7,532,537 - Solomon , et al. May 12, 2
2009-05-12
High Density Module Having At Least Two Substrates And At Least One Thermally Conductive Layer Therebetween
App 20080316712 - Pauley; Robert S. ;   et al.
2008-12-25
Circuit card with flexible connection for memory module with heat spreader
Grant 7,442,050 - Bhakta , et al. October 28, 2
2008-10-28
High density memory module using stacked printed circuit boards
Grant 7,375,970 - Pauley , et al. May 20, 2
2008-05-20
Memory Module Decoder
App 20080068900 - Bhakta; Jayesh R. ;   et al.
2008-03-20
High Density Memory Module Using Stacked Printed Circuit Boards
App 20080007921 - Pauley; Robert S. ;   et al.
2008-01-10
Memory module decoder
Grant 7,289,386 - Bhakta , et al. October 30, 2
2007-10-30
High-density memory module utilizing low-density memory components
Grant 7,286,436 - Bhakta , et al. October 23, 2
2007-10-23
High density memory module using stacked printed circuit boards
Grant 7,254,036 - Pauley , et al. August 7, 2
2007-08-07
Cellular Telephone With Integrated Usb Port Engagement Device That Provides Access To Multimedia Card As A Solid-state Device
App 20070022232 - BHAKTA; JAYESH R. ;   et al.
2007-01-25
Memory module with a circuit providing load isolation and memory domain translation
App 20060262586 - Solomon; Jeffrey C. ;   et al.
2006-11-23
Stacked ball grid array packages
App 20060138630 - Bhakta; Jayesh R.
2006-06-29
Memory module decoder
App 20060062047 - Bhakta; Jayesh R. ;   et al.
2006-03-23
High density memory module using stacked printed circuit boards
App 20060044749 - Pauley; Robert S. ;   et al.
2006-03-02
High-density memory module utilizing low-density memory components
App 20050281096 - Bhakta, Jayesh R. ;   et al.
2005-12-22
Arrangement of integrated circuits in a memory module
Grant 6,930,900 - Bhakta , et al. August 16, 2
2005-08-16
Arrangement of integrated circuits in a memory module
Grant 6,930,903 - Bhakta , et al. August 16, 2
2005-08-16
Printed circuit board memory module with embedded passive components
App 20050094465 - Gervasi, William M. ;   et al.
2005-05-05
Memory device load simulator
App 20050086037 - Pauley, Robert S. ;   et al.
2005-04-21
Arrangement of integrated circuits in a memory module
Grant 6,873,534 - Bhakta , et al. March 29, 2
2005-03-29
Non-standard dual in-line memory modules with more than two ranks of memory per module and multiple serial-presence-detect devices to simulate multiple modules
App 20050044302 - Pauley, Robert S. ;   et al.
2005-02-24
Arrangement Of Integrated Circuits In A Memory Module
App 20050018495 - Bhakta, Jayesh R. ;   et al.
2005-01-27
Arrangement of integrated circuits in a memory module
App 20040184301 - Bhakta, Jayesh R. ;   et al.
2004-09-23
Arrangement of integrated circuits in a memory module
App 20040184300 - Bhakta, Jayesh R. ;   et al.
2004-09-23
Arrangement of integrated circuits in a memory module
App 20040184299 - Bhakta, Jayesh R. ;   et al.
2004-09-23
Arrangement of integrated circuits in a memory module
App 20040136229 - Bhakta, Jayesh R. ;   et al.
2004-07-15
Arrangement of integrated circuits in a memory module
Grant 6,751,113 - Bhakta , et al. June 15, 2
2004-06-15
Arrangement of integrated circuits in a memory module
App 20040057269 - Bhakta, Jayesh R. ;   et al.
2004-03-25
Arrangement of integrated ciruits in a memory module
App 20030169614 - Bhakta, Jayesh R. ;   et al.
2003-09-11
High-density computer module with stacked parallel-plane packaging
Grant 6,222,739 - Bhakta , et al. April 24, 2
2001-04-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed