loadpatents
name:-0.0096909999847412
name:-0.0060138702392578
name:-0.0005180835723877
BEWERSDORFF-SARLETTE; Ulrike Patent Filings

BEWERSDORFF-SARLETTE; Ulrike

Patent Applications and Registrations

Patent applications and USPTO patent grants for BEWERSDORFF-SARLETTE; Ulrike.The latest application filed is for "stabilization of laser-structured organic photovoltaics".

Company Profile
0.6.8
  • BEWERSDORFF-SARLETTE; Ulrike - Dresden DE
  • Bewersdorff-Sarlette; Ulrike - Radebeul DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Stabilization Of Laser-structured Organic Photovoltaics
App 20220310949 - BEWERSDORFF-SARLETTE; Ulrike ;   et al.
2022-09-29
Transparent electrode for optoelectronic components
Grant 11,355,719 - Pfeiffer , et al. June 7, 2
2022-06-07
Method of forming a non volatile memory device using wet etching
Grant 9,418,864 - Shum , et al. August 16, 2
2016-08-16
Transparent Electrode For Optoelectronic Components
App 20150295195 - PFEIFFER; Martin ;   et al.
2015-10-15
Buried bitline with reduced resistance
Grant 7,678,654 - Kleint , et al. March 16, 2
2010-03-16
Method of Forming a Non Volatile Memory Device
App 20090189280 - Shum; Daniel Pak-Chum ;   et al.
2009-07-30
Buried bitline with reduced resistance
App 20080002466 - Kleint; Christoph ;   et al.
2008-01-03
Method for fabricating a transistor with a gate structure
Grant 6,927,154 - Graf , et al. August 9, 2
2005-08-09
Production method for a semiconductor component
Grant 6,919,269 - Schneegans , et al. July 19, 2
2005-07-19
Low resistance barrier for a microelectronic component and method for fabricating the same
App 20040150108 - Buerke, Axel ;   et al.
2004-08-05
Production method for a semiconductor component
App 20040147102 - Schneegans, Manfred ;   et al.
2004-07-29
Gate structure for a transistor and method for fabricating a transistor with the gate structure
App 20030215986 - Graf, Werner ;   et al.
2003-11-20
Method for fabricating a gate layer stack for an integrated circuit configuration
App 20030082862 - Richter, Frank ;   et al.
2003-05-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed