loadpatents
name:-0.10645604133606
name:-0.10046195983887
name:-0.022531986236572
Bartley; Gerald K. Patent Filings

Bartley; Gerald K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bartley; Gerald K..The latest application filed is for "secure crypto module including electrical shorting security layers".

Company Profile
20.98.97
  • Bartley; Gerald K. - Rochester MN
  • Bartley; Gerald K - Rochester MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Electrical connection management using a card
Grant 11,177,595 - Bartley , et al. November 16, 2
2021-11-16
Secure crypto module including optical glass security layer
Grant 11,080,222 - Bartley , et al. August 3, 2
2021-08-03
Secure crypto module including electrical shorting security layers
Grant 11,061,846 - Bartley , et al. July 13, 2
2021-07-13
Secure crypto module including conductor on glass security layer
Grant 10,715,337 - Bartley , et al.
2020-07-14
Authentication using optically sensed relative position
Grant 10,657,290 - Bartley , et al.
2020-05-19
Secure Crypto Module Including Electrical Shorting Security Layers
App 20200125522 - Bartley; Gerald K. ;   et al.
2020-04-23
Security arrangement for integrated circuits using microcapsules in dielectric layer
Grant 10,622,316 - Bartley , et al.
2020-04-14
Electrical connection management using a card
Grant 10,559,902 - Bartley , et al. Feb
2020-02-11
Employing conductive track writing in a tamper-respondent system
Grant 10,548,216 - Bartley , et al. Ja
2020-01-28
Secure crypto module including electrical shorting security layers
Grant 10,547,640 - Bartley , et al. Ja
2020-01-28
Secure Crypto Module Including Conductor On Glass Security Layer
App 20200028695 - Bartley; Gerald K. ;   et al.
2020-01-23
Secure Crypto Module Including Electrical Shorting Security Layers
App 20200026680 - Bartley; Gerald K. ;   et al.
2020-01-23
Electrical Connection Management Using A Card
App 20190386414 - Bartley; Gerald K. ;   et al.
2019-12-19
Implementing customized PCB via creation through use of magnetic pads
Grant 10,433,431 - Bartley , et al. O
2019-10-01
Implementing Customized Pcb Via Creation Through Use Of Magnetic Pads
App 20190254176 - Bartley; Gerald K. ;   et al.
2019-08-15
Implementing customized PCB via creation through use of magnetic pads
Grant 10,342,142 - Bartley , et al.
2019-07-02
Secure crypto module including optical glass security layer
Grant 10,318,462 - Bartley , et al.
2019-06-11
Secure crypto module including optical glass security layer
Grant 10,303,639 - Bartley , et al.
2019-05-28
Through-substrate via power gating and delivery bipolar transistor
Grant 10,224,410 - Bartley , et al.
2019-03-05
Implementing Customized Pcb Via Creation Through Use Of Magnetic Pads
App 20190037709 - Bartley; Gerald K. ;   et al.
2019-01-31
Secure crypto module including electrical shorting security layers
Grant 10,171,498 - Bartley , et al. J
2019-01-01
Security apparatus for computing systems
Grant 10,169,623 - Bartley , et al. J
2019-01-01
Through-substrate via power gating and delivery bipolar transistor
Grant 10,170,578 - Bartley , et al. J
2019-01-01
Through-substrate Via Power Gating And Delivery Bipolar Transistor
App 20180350941 - BARTLEY; Gerald K. ;   et al.
2018-12-06
Through-substrate Via Power Gating And Delivery Bipolar Transistor
App 20180350942 - BARTLEY; Gerald K. ;   et al.
2018-12-06
Security Arrangement For Integrated Circuits Using Microcapsules In Dielectric Layer
App 20180323157 - BARTLEY; Gerald K. ;   et al.
2018-11-08
Employing Conductive Track Writing In A Tamper-respondent System
App 20180276419 - Bartley; Gerald K. ;   et al.
2018-09-27
Authentication Using Optically Sensed Relative Position
App 20180268171 - Bartley; Gerald K. ;   et al.
2018-09-20
Authentication using optically sensed relative position
Grant 10,055,612 - Bartley , et al. August 21, 2
2018-08-21
Dynamic clock lane assignment for increased performance and security
Grant 10,055,380 - Bartley , et al. August 21, 2
2018-08-21
Dynamic clock lane assignment for increased performance and security
Grant 10,025,751 - Bartley , et al. July 17, 2
2018-07-17
Secure Crypto Module Including Optical Glass Security Layer
App 20180145754 - Bartley; Gerald K. ;   et al.
2018-05-24
Secure Crypto Module Including Optical Glass Security Layer
App 20180145755 - Bartley; Gerald K. ;   et al.
2018-05-24
Dynamic Clock Lane Assignment For Increased Performance And Security
App 20180129626 - Bartley; Gerald K. ;   et al.
2018-05-10
Dynamic clock lane assignment for increased performance and security
Grant 9,965,438 - Bartley , et al. May 8, 2
2018-05-08
Security Apparatus For Computing Systems
App 20180107847 - BARTLEY; Gerald K. ;   et al.
2018-04-19
Scrambling bit transmissions
Grant 9,887,840 - Bartley , et al. February 6, 2
2018-02-06
Secure crypto module including conductor on glass security layer
Grant 9,887,847 - Bartley , et al. February 6, 2
2018-02-06
Secure Crypto Module Including Optical Glass Security Layer
App 20170279532 - Bartley; Gerald K. ;   et al.
2017-09-28
Secure Crypto Module Including Electrical Shorting Security Layers
App 20170244756 - Bartley; Gerald K. ;   et al.
2017-08-24
Residual material detection in backdrilled stubs
Grant 9,739,825 - Bartley , et al. August 22, 2
2017-08-22
Secure Crypto Module Including Conductor On Glass Security Layer
App 20170222816 - Bartley; Gerald K. ;   et al.
2017-08-03
Electrical Connection Management Using A Card
App 20170194726 - Bartley; Gerald K. ;   et al.
2017-07-06
Dynamic Clock Lane Assignment For Increased Performance And Security
App 20170168983 - Bartley; Gerald K. ;   et al.
2017-06-15
Dynamic Clock Lane Assignment For Increased Performance And Security
App 20170168984 - Bartley; Gerald K. ;   et al.
2017-06-15
Printed circuit board security using embedded photodetector circuit
Grant 9,680,477 - Bartley , et al. June 13, 2
2017-06-13
Authentication using optically sensed relative position
Grant 9,665,736 - Bartley , et al. May 30, 2
2017-05-30
Environmental-based location monitoring
Grant 9,665,797 - Bartley , et al. May 30, 2
2017-05-30
Verifying motion data for accessing hardware elements
Grant 9,652,636 - Bartley , et al. May 16, 2
2017-05-16
Donor cores to improve integrated circuit yield
Grant 9,612,988 - Bartley , et al. April 4, 2
2017-04-04
Scrambling Bit Transmissions
App 20170093568 - Bartley; Gerald K. ;   et al.
2017-03-30
OPTIMIZING POWER DISTRIBUTION FROM A POWER SOURCE THROUGH A C4 SOLDER BALL GRID INTERCONNECTED THROUGH SILICON VIAS IN INTERMEDIATE INTEGRATED CIRCUIT CHIP CONNECTED TO CIRCUITRY IN AN UPPER INTERGRATED CIRCUIT CHIP THROUGH A GRID OF MICRO uC4 SOLDER BALLS
App 20170053899 - Bartley; Gerald K. ;   et al.
2017-02-23
Verifying motion data for accessing hardware elements
Grant 9,569,644 - Bartley , et al. February 14, 2
2017-02-14
Multiple active vertically aligned cores for three-dimensional chip stack
Grant 9,568,940 - Bartley , et al. February 14, 2
2017-02-14
Authentication Using Optically Sensed Relative Position
App 20170039391 - Bartley; Gerald K. ;   et al.
2017-02-09
Debug probing device and technique for use with flexible rework device
Grant 9,554,474 - Bartley , et al. January 24, 2
2017-01-24
Environmental-based location monitoring
Grant 9,536,176 - Bartley , et al. January 3, 2
2017-01-03
Verifying Motion Data For Accessing Hardware Elements
App 20160357990 - Bartley; Gerald K. ;   et al.
2016-12-08
Verifying Motion Data For Accessing Hardware Elements
App 20160357995 - Bartley; Gerald K. ;   et al.
2016-12-08
Elastomeric electrical connector structure joining two hardware planes at right angles to each other
Grant 9,515,401 - Bartley , et al. December 6, 2
2016-12-06
Universal inter-layer interconnect for multi-layer semiconductor stacks
Grant 9,495,498 - Bartley , et al. November 15, 2
2016-11-15
Residual material detection in backdrilled stubs
Grant 9,488,690 - Bartley , et al. November 8, 2
2016-11-08
Residual Material Detection In Backdrilled Stubs
App 20160320443 - Bartley; Gerald K. ;   et al.
2016-11-03
Environmental-based Location Monitoring
App 20160321815 - Bartley; Gerald K. ;   et al.
2016-11-03
Authentication Using Optically Sensed Relative Position
App 20160321440 - Bartley; Gerald K. ;   et al.
2016-11-03
Environmental-based Location Monitoring
App 20160285887 - Bartley; Gerald K. ;   et al.
2016-09-29
Environmental-based Location Monitoring
App 20160283823 - Bartley; Gerald K. ;   et al.
2016-09-29
Implementing frequency spectrum analysis using causality Hilbert Transform results of VNA-generated S-parameter model information
Grant 9,453,863 - Bartley , et al. September 27, 2
2016-09-27
Environmental-based location monitoring
Grant 9,438,606 - Bartley , et al. September 6, 2
2016-09-06
Printed Circuit Board Security Using Embedded Photodetector Circuit
App 20160173105 - Bartley; Gerald K. ;   et al.
2016-06-16
Printed Circuit Board Security Using Embedded Photodetector Circuit
App 20160174388 - Bartley; Gerald K. ;   et al.
2016-06-16
Debug Probing Device And Technique For Use With Flexible Rework Device
App 20160157358 - Bartley; Gerald K. ;   et al.
2016-06-02
Residual material detection in backdrilled stubs
Grant 9,341,670 - Bartley , et al. May 17, 2
2016-05-17
Multiple active vertically aligned cores for three-dimensional chip stack
Grant 9,310,827 - Bartley , et al. April 12, 2
2016-04-12
Intelligent chip placement within a three-dimensional chip stack
Grant 9,312,199 - Bartley , et al. April 12, 2
2016-04-12
OPTIMIZING POWER DISTRIBUTION FROM A POWER SOURCE THROUGH A C4 SOLDER BALL GRID INTERCONNECTED THROUGH SILICON VIAS IN INTERMEDIATE INTEGRATED CIRCUIT CHIP CONNECTED TO CIRCUITRY IN AN UPPER INTEGRATED CIRCUIT CHIP THROUGH A GRID OF MICRO uC4 SOLDER BALLS
App 20160071822 - Bartley; Gerald K. ;   et al.
2016-03-10
Intelligent chip placement within a three-dimensional chip stack
Grant 9,281,261 - Bartley , et al. March 8, 2
2016-03-08
Flexible rework device
Grant 9,265,155 - Bartley , et al. February 16, 2
2016-02-16
Horizontally aligned graphite nanofibers in etched silicon wafer troughs for enhanced thermal performance
Grant 9,245,813 - Bartley , et al. January 26, 2
2016-01-26
Interconnect solder bumps for die testing
Grant 9,207,275 - Bartley , et al. December 8, 2
2015-12-08
Residual Material Detection In Backdrilled Stubs
App 20150338457 - Bartley; Gerald K. ;   et al.
2015-11-26
Residual Material Detection In Backdrilled Stubs
App 20150342057 - Bartley; Gerald K. ;   et al.
2015-11-26
Horizontally and vertically aligned graphite nanofibers thermal interface material for use in chip stacks
Grant 9,111,899 - Bartley , et al. August 18, 2
2015-08-18
Multiple Active Vertically Aligned Cores For Three-dimensional Chip Stack
App 20150162311 - Bartley; Gerald K. ;   et al.
2015-06-11
Multiple Active Vertically Aligned Cores For Three-dimensional Chip Stack
App 20150160685 - Bartley; Gerald K. ;   et al.
2015-06-11
Intelligent Chip Placement Within A Three-dimensional Chip Stack
App 20150162250 - Bartley; Gerald K. ;   et al.
2015-06-11
Intelligent Chip Placement Within A Three-dimensional Chip Stack
App 20150162259 - Bartley; Gerald K. ;   et al.
2015-06-11
Continuity check monitoring for microchip exploitation detection
Grant 9,003,559 - Bartley , et al. April 7, 2
2015-04-07
Donor Cores To Improve Integrated Circuit Yield
App 20150032933 - Bartley; Gerald K. ;   et al.
2015-01-29
Flexible Rework Device
App 20140259653 - Bartley; Gerald K. ;   et al.
2014-09-18
Field-effect transistor and method of creating same
Grant 8,823,090 - Bartley , et al. September 2, 2
2014-09-02
Implementing selective rework for chip stacks and silicon carrier assemblies
Grant 8,796,578 - Bartley , et al. August 5, 2
2014-08-05
Horizontally Aligned Graphite Nanofibers In Etched Silicon Wafer Troughs For Enhanced Thermal Performance
App 20140210068 - Bartley; Gerald K. ;   et al.
2014-07-31
Implementing memory interface with configurable bandwidth
Grant 8,788,748 - Bartley , et al. July 22, 2
2014-07-22
Interconnect Solder Bumps For Die Testing
App 20140167808 - Bartley; Gerald K. ;   et al.
2014-06-19
Hybrid bonding techniques for multi-layer semiconductor stacks
Grant 8,736,068 - Bartley , et al. May 27, 2
2014-05-27
Implementing Frequency Spectrum Analysis Using Causality Hilbert Transform Results Of Vna-generated S-parameter Model Information
App 20140142883 - Bartley; Gerald K. ;   et al.
2014-05-22
Horizontally And Vertically Aligned Graphite Nanofibers Thermal Interface Material For Use In Chip Stacks
App 20140070393 - Bartley; Gerald K. ;   et al.
2014-03-13
Implementing semiconductor signal-capable capacitors with deep trench and TSV technologies
Grant 8,642,456 - Bartley , et al. February 4, 2
2014-02-04
Sorting movable memory hierarchies in a computer system
Grant 8,639,879 - Bartley , et al. January 28, 2
2014-01-28
Implementing Semiconductor Signal-Capable Capacitors with Deep Trench and TSV Technologies
App 20130277798 - Bartley; Gerald K. ;   et al.
2013-10-24
Implementing Memory Interface With Configurable Bandwidth
App 20130254473 - Bartley; Gerald K. ;   et al.
2013-09-26
Implementing Selective Rework For Chip Stacks And Silicon Carrier Assemblies
App 20130233832 - Bartley; Gerald K. ;   et al.
2013-09-12
Through silicon via direct FET signal gating
Grant 8,492,903 - Bartley , et al. July 23, 2
2013-07-23
Power domain controller with gated through silicon via having FET with horizontal channel
Grant 8,466,024 - Bartley , et al. June 18, 2
2013-06-18
Thermal enhancement for multi-layer semiconductor stacks
Grant 8,445,918 - Bartley , et al. May 21, 2
2013-05-21
Method and system for internal layer-layer thermal enhancement
Grant 8,367,478 - Bartley , et al. February 5, 2
2013-02-05
Universal Inter-layer Interconnect For Multi-layer Semiconductor Stacks
App 20130009324 - Bartley; Gerald K. ;   et al.
2013-01-10
Hybrid Bonding Techniques For Multi-layer Semiconductor Stacks
App 20130011968 - Bartley; Gerald K. ;   et al.
2013-01-10
Through Silicon Via Direct Fet Signal Gating
App 20130001676 - BARTLEY; GERALD K. ;   et al.
2013-01-03
Universal inter-layer interconnect for multi-layer semiconductor stacks
Grant 8,330,489 - Bartley , et al. December 11, 2
2012-12-11
Signal quality monitoring to defeat microchip exploitation
Grant 8,332,659 - Bartley , et al. December 11, 2
2012-12-11
Method And System For Internal Layer-layer Thermal Enhancement
App 20120306088 - BARTLEY; Gerald K. ;   et al.
2012-12-06
Enhanced thermal management of 3-D stacked die packaging
Grant 8,299,608 - Bartley , et al. October 30, 2
2012-10-30
Hybrid bonding techniques for multi-layer semiconductor stacks
Grant 8,293,578 - Bartley , et al. October 23, 2
2012-10-23
Structure for multi-level memory architecture with data prioritization
Grant 8,255,628 - Bartley , et al. August 28, 2
2012-08-28
Field-effect Transistor And Method Of Creating Same
App 20120211829 - Bartley; Gerald K. ;   et al.
2012-08-23
Universal Inter-layer Interconnect For Multi-layer Semiconductor Stacks
App 20120198406 - Bartley; Gerald K. ;   et al.
2012-08-02
Hybrid Bonding Techniques For Multi-layer Semiconductor Stacks
App 20120187570 - Bartley; Gerald K. ;   et al.
2012-07-26
Resistance sensing for defeating microchip exploitation
Grant 8,214,657 - Bartley , et al. July 3, 2
2012-07-03
Power Domain Controller With Gated Through Silicon Via Having FET With Horizontal Channel
App 20120146711 - Bartley; Gerald K. ;   et al.
2012-06-14
Doped implant monitoring for microchip tamper detection
Grant 8,172,140 - Bartley , et al. May 8, 2
2012-05-08
Hybrid Bonding Techniques For Multi-layer Semiconductor Stacks
App 20120098140 - Bartley; Gerald K. ;   et al.
2012-04-26
Three dimensional chip fabrication
Grant 8,140,297 - Bartley , et al. March 20, 2
2012-03-20
Thermal Enhancement For Multi-layer Semiconductor Stacks
App 20120038057 - Bartley; Gerald K. ;   et al.
2012-02-16
Enhanced Thermal Management Of 3-d Stacked Die Packaging
App 20120007229 - Bartley; Gerald K. ;   et al.
2012-01-12
Structure for memory chip for high capacity memory subsystem supporting multiple speed bus
Grant 8,037,272 - Bartley , et al. October 11, 2
2011-10-11
Structure for dual-mode memory chip for high capacity memory subsystem
Grant 8,037,258 - Bartley , et al. October 11, 2
2011-10-11
Structure for memory chip for high capacity memory subsystem supporting replication of command data
Grant 8,037,270 - Bartley , et al. October 11, 2
2011-10-11
Sorting Movable Memory Hierarchies In A Computer System
App 20110238879 - Bartley; Gerald K. ;   et al.
2011-09-29
Structure for hub for supporting high capacity memory subsystem
Grant 7,996,641 - Bartley , et al. August 9, 2
2011-08-09
Capacitance-based microchip exploitation detection
Grant 7,952,478 - Bartley , et al. May 31, 2
2011-05-31
Capacitance structures for defeating microchip tampering
Grant 7,884,625 - Bartley , et al. February 8, 2
2011-02-08
Method and structure for dispensing chip underfill through an opening in the chip
Grant 7,838,336 - Bartley , et al. November 23, 2
2010-11-23
Universal Inter-Layer Interconnect for Multi-Layer Semiconductor Stacks
App 20100271071 - Bartley; Gerald K. ;   et al.
2010-10-28
System and method for implementing optimized creation of openings for de-gassing in an electronic package
Grant 7,810,065 - Bartley , et al. October 5, 2
2010-10-05
Design structure of implementing power savings during addressing of DRAM architectures
Grant 7,791,978 - Bartley , et al. September 7, 2
2010-09-07
Three Dimensional Chip Fabrication
App 20100185410 - BARTLEY; GERALD K. ;   et al.
2010-07-22
Dynamic latency map for memory optimization
Grant 7,707,379 - Bartley , et al. April 27, 2
2010-04-27
False connection for defeating microchip exploitation
Grant 7,701,244 - Bartley , et al. April 20, 2
2010-04-20
Techniques for providing switchable decoupling capacitors for an integrated circuit
Grant 7,667,487 - Bartley , et al. February 23, 2
2010-02-23
Capacitance Structures for Defeating Microchip Tampering
App 20100026313 - Bartley; Gerald K. ;   et al.
2010-02-04
Signal Quality Monitoring to Defeat Microchip Exploitation
App 20100031375 - Bartley; Gerald K. ;   et al.
2010-02-04
Interdependent Microchip Functionality for Defeating Exploitation Attempts
App 20100026337 - Bartley; Gerald K. ;   et al.
2010-02-04
False Connection For Defeating Microchip Exploitation
App 20100026336 - Bartley; Gerald K. ;   et al.
2010-02-04
Shielded Wirebond
App 20100025864 - Bailey; Mark J. ;   et al.
2010-02-04
Doped Implant Monitoring for Microchip Tamper Detection
App 20100025479 - Bartley; Gerald K ;   et al.
2010-02-04
Resistance Sensing for Defeating Microchip Exploitation
App 20100026326 - Bartley; Gerald K. ;   et al.
2010-02-04
Continuity Check Monitoring for Microchip Exploitation Detection
App 20100031376 - Bartley; Gerald K. ;   et al.
2010-02-04
Capacitance-Based Microchip Exploitation Detection
App 20100026506 - Bartley; Gerald K. ;   et al.
2010-02-04
System and Method for Thermal Optimized Chip Stacking
App 20090305463 - Bartley; Gerald K. ;   et al.
2009-12-10
Efficient memory usage in systems including volatile and high-density memories
Grant 7,613,870 - Bartley , et al. November 3, 2
2009-11-03
Scalable Electronic Package Assembly For Memory Devices And Other Terminated Bus Structures
App 20090268422 - Bailey; Mark J. ;   et al.
2009-10-29
Design Structure Of Implementing Power Savings During Addressing Of DRAM Architectures
App 20090196118 - Bartley; Gerald K. ;   et al.
2009-08-06
Method Of Connecting A Series Of Integrated Devices Utilizing Flexible Circuits In A Semi-stacking Configuration
App 20090183364 - Bartley; Gerald K. ;   et al.
2009-07-23
Techniques for Providing Switchable Decoupling Capacitors for an Integrated Circuit
App 20090179669 - Bartley; Gerald K. ;   et al.
2009-07-16
Method And Structure For Dispensing Chip Underfill Through An Opening In The Chip
App 20090079060 - BARTLEY; GERALD K. ;   et al.
2009-03-26
Method And Apparatus To Test Electrical Continuity And Reduce Loading Parasitics On High-speed Signals
App 20090058425 - Bartley; Gerald K. ;   et al.
2009-03-05
System and Method for Implementing Optimized Creation of Openings for De-Gassing in an Electronic Package
App 20090055134 - Bartley; Gerald K. ;   et al.
2009-02-26
Multi-level memory architecture with data prioritization
Grant 7,496,711 - Bartley , et al. February 24, 2
2009-02-24
Structure and method of implementing power savings during addressing of DRAM architectures
Grant 7,492,662 - Bartley , et al. February 17, 2
2009-02-17
Spider Web Interconnect Topology Utilizing Multiple Port Connection
App 20090031067 - Bartley; Gerald K. ;   et al.
2009-01-29
Using common mode differential data signals of DDR2 SDRAM for control signal transmission
Grant 7,477,568 - Bartley , et al. January 13, 2
2009-01-13
Structure for Memory Chip for High Capacity Memory Subsystem Supporting Replication of Command Data
App 20090006798 - Bartley; Gerald K. ;   et al.
2009-01-01
Structure for Hub for Supporting High Capacity Memory Subsystem
App 20090006706 - Bartley; Gerald K. ;   et al.
2009-01-01
Structure for Dual-Mode Memory Chip for High Capacity Memory Subsystem
App 20090006760 - Bartley; Gerald K. ;   et al.
2009-01-01
Structure for Memory Chip for High Capacity Memory Subsystem Supporting Multiple Speed Bus
App 20090006781 - Bartley; Gerald K. ;   et al.
2009-01-01
Method And Computer Program For Automated Assignment And Interconnection Of Differential Pairs Within An Electronic Package
App 20080276214 - Bartley; Gerald K. ;   et al.
2008-11-06
Structure and Method of Implementing Power Savings During Addressing of DRAM Architectures
App 20080232185 - Bartley; Gerald K. ;   et al.
2008-09-25
Design Stucture for Multi-Level Memory Architecture With Data Prioritization
App 20080177951 - Bartley; Gerald K. ;   et al.
2008-07-24
Using Common Mode Differential Data Signals Of Ddr2 Sdram For Control Signal Transmission
App 20080151658 - Bartley; Gerald K. ;   et al.
2008-06-26
Using common mode differential data signals of DDR2 SDRAM for control signal transmission
Grant 7,362,651 - Bartley , et al. April 22, 2
2008-04-22
Dynamic Latency Map for Memory Optimization
App 20080016308 - Bartley; Gerald K. ;   et al.
2008-01-17
Multi-Level Memory Architecture With Data Prioritization
App 20080016297 - Bartley; Gerald K. ;   et al.
2008-01-17
Using Common Mode Differential Data Signals Of Ddr2 Sdram For Control Signal Transmission
App 20070263475 - Bartley; Gerald K. ;   et al.
2007-11-15
Methods and apparatus for efficient memory usage
App 20060106984 - Bartley; Gerald K. ;   et al.
2006-05-18
Heatsink and package structures with fusible release layer
Grant 6,084,775 - Bartley , et al. July 4, 2
2000-07-04
Integrated circuit chip package having configurable contacts and method for making the same
Grant 5,895,230 - Bartley April 20, 1
1999-04-20
Integrated circuit chip package having configurable contacts and a removable connector
Grant 5,763,947 - Bartley June 9, 1
1998-06-09
Method for personalizing integrated circuit devices
Grant 5,727,231 - Bartley , et al. March 10, 1
1998-03-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed