loadpatents
name:-0.034033060073853
name:-0.039464950561523
name:-0.00067996978759766
Baker, Jr.; Frank K. Patent Filings

Baker, Jr.; Frank K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Baker, Jr.; Frank K..The latest application filed is for "nvm architecture with ota support".

Company Profile
0.50.44
  • Baker, Jr.; Frank K. - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
NVM architecture with OTA support
Grant 10,642,602 - Roy , et al.
2020-05-05
NVM Architecture with OTA Support
App 20190179629 - Roy; Anirban ;   et al.
2019-06-13
Memory with read circuitry and method of operating
Grant 9,792,981 - Pelley , et al. October 17, 2
2017-10-17
Non-volatile memory using bi-directional resistive elements
Grant 9,779,807 - Pelley , et al. October 3, 2
2017-10-03
Non-volatile memory using bi-directional resistive elements
Grant 9,734,905 - Baker, Jr. August 15, 2
2017-08-15
Non-volatile memory using bi-directional resistive elements
Grant 9,666,276 - Baker, Jr. May 30, 2
2017-05-30
Memory With Read Circuitry And Method Of Operating
App 20170092354 - PELLEY; PERRY H. ;   et al.
2017-03-30
Non-volatile static random access memory (NVSRAM) having a shared port
Grant 9,530,501 - Pelley , et al. December 27, 2
2016-12-27
Magnetic random access memory (MRAM) and method of operation
Grant 9,520,173 - Baker, Jr. , et al. December 13, 2
2016-12-13
Non-volatile Memory Using Bi-directional Resistive Elements
App 20160276029 - Baker Jr.; Frank K.
2016-09-22
Pseudo SRAM using resistive elements for non-volatile storage
Grant 9,401,207 - Roy , et al. July 26, 2
2016-07-26
Non-volatile Static Random Access Memory (nvsram)
App 20160188457 - PELLEY; PERRY H. ;   et al.
2016-06-30
Non-volatile memory using bi-directional resistive elements
Grant 9,378,812 - Baker, Jr. June 28, 2
2016-06-28
Pseudo Sram Using Resistive Elements For Non-volatile Storage
App 20160172035 - ROY; ANIRBAN ;   et al.
2016-06-16
Non-volatile memory using bi-directional resistive elements
Grant 9,318,158 - Baker, Jr. , et al. April 19, 2
2016-04-19
Non-volatile memory using bi-directional resistive elements and capacitive elements
Grant 9,281,042 - Pelley , et al. March 8, 2
2016-03-08
Non-volatile Memory Using Bi-directional Resistive Elements
App 20160035415 - PELLEY; PERRY H. ;   et al.
2016-02-04
Non-volatile Memory Using Bi-directional Resistive Elements
App 20150348595 - Baker, JR.; Frank K. ;   et al.
2015-12-03
Non-volatile Memory Using Bi-directional Resistive Elements
App 20150318024 - BAKER, JR.; FRANK K.
2015-11-05
Non-volatile memory (NVM) cell and high-K and metal gate transistor integration
Grant 9,129,996 - Baker, Jr. , et al. September 8, 2
2015-09-08
Field focusing features in a ReRAM cell
Grant 9,118,008 - Zhou , et al. August 25, 2
2015-08-25
Field focusing features in a ReRAM cell
Grant 9,114,980 - Zhou , et al. August 25, 2
2015-08-25
Method of making a logic transistor and a non-volatile memory (NVM) cell
Grant 9,111,865 - Shroff , et al. August 18, 2
2015-08-18
Integration technique using thermal oxide select gate dielectric for select gate and apartial replacement gate for logic
Grant 9,087,913 - Hall , et al. July 21, 2
2015-07-21
Embedded NVM in a HKMG Process
App 20150194439 - Cheek; Jon D. ;   et al.
2015-07-09
Embedded NVM in a HKMG process
Grant 9,054,220 - Cheek , et al. June 9, 2
2015-06-09
Non-volatile Memory (nvm) Cell And High-k And Metal Gate Transistor Integration
App 20150072489 - BAKER, JR.; FRANK K. ;   et al.
2015-03-12
Non-volatile memory (NVM) and logic integration
Grant 8,951,863 - Hall , et al. February 10, 2
2015-02-10
Field Focusing Features In A Reram Cell
App 20140295639 - ZHOU; FENG ;   et al.
2014-10-02
Non-volatile Memory Using Bi-directional Resistive Elements
App 20140269008 - BAKER, JR.; FRANK K.
2014-09-18
Embedded NVM in a HKMG Process
App 20140225176 - Cheek; Jon D. ;   et al.
2014-08-14
Field focusing features in a ReRAM cell
Grant 8,779,405 - Zhou , et al. July 15, 2
2014-07-15
Integrating formation of a logic transistor and a non-volatile memory cell using a partial replacement gate technique
Grant 8,741,719 - Hall , et al. June 3, 2
2014-06-03
Integrating formation of a replacement gate transistor and a non-volatile memory cell having thin film storage
Grant 8,716,089 - Hall , et al. May 6, 2
2014-05-06
Method Of Making A Logic Transistor And A Non-volatile Memory (nvm) Cell
App 20140120713 - SHROFF; MEHUL D. ;   et al.
2014-05-01
Erasing a non-volatile memory (NVM) system having error correction code (ECC)
Grant 8,713,406 - Mu , et al. April 29, 2
2014-04-29
Non-volatile memory (NVM) and logic integration
Grant 8,669,158 - Hall , et al. March 11, 2
2014-03-11
Emulated Electrically Erasable Memory Having An Address Ram For Data Stored In Flash Memory
App 20130346680 - Scouller; Ross S. ;   et al.
2013-12-26
Field Focusing Features In A Reram Cell
App 20130320284 - Zhou; Feng ;   et al.
2013-12-05
Field Focusing Features In A Reram Cell
App 20130320285 - Zhou; Feng ;   et al.
2013-12-05
Erasing A Non-volatile Memory (nvm) System Having Error Correction Code (ecc)
App 20130290808 - Mu; Fuchen ;   et al.
2013-10-31
Non-volatile Memory (nvm) And Logic Integration
App 20130267072 - Hall; Mark D. ;   et al.
2013-10-10
Integration Technique Using Thermal Oxide Select Gate Dielectric For Select Gate And Apartial Replacement Gate For Logic
App 20130267074 - Hall; Mark D. ;   et al.
2013-10-10
Emulated Electrically Erasable Memory Having Sector Management
App 20130268717 - Scouller; Ross S. ;   et al.
2013-10-10
Integration technique using thermal oxide select gate dielectric for select gate and replacement gate for logic
Grant 8,524,557 - Hall , et al. September 3, 2
2013-09-03
Integration Technique Using Thermal Oxide Select Gate Dielectric For Select Gate And Replacement Gate For Logic
App 20130217197 - HALL; Mark D. ;   et al.
2013-08-22
Non-volatile Memory (nvm) And Logic Integration
App 20130178027 - Hall; Mark D. ;   et al.
2013-07-11
Multiple partitioned emulated electrically erasable (EEE) memory and method of operation
Grant 8,473,710 - Scouller , et al. June 25, 2
2013-06-25
Recovery scheme for an emulated memory system
Grant 8,438,327 - Scouller , et al. May 7, 2
2013-05-07
Method Of Making A Non-volatile Memory Cell Having A Floating Gate
App 20130102143 - Zhang; Da ;   et al.
2013-04-25
Emulated electrically erasable (EEE) memory and method of operation
Grant 8,341,372 - Scouller , et al. December 25, 2
2012-12-25
Recovery Scheme For An Emulated Memory System
App 20120005403 - Scouller; Ross S. ;   et al.
2012-01-05
Emulated Electrically Erasable (eee) Memory And Method Of Operation
App 20110271035 - Scouller; Ross S. ;   et al.
2011-11-03
Multiple Partitioned Emulated Electrically Erasable (eee) Memory And Method Of Operation
App 20110271034 - Scouller; Ross S. ;   et al.
2011-11-03
Method of programming a non-volatile memory
Grant 7,764,550 - Suhail , et al. July 27, 2
2010-07-27
Method Of Programming A Non-volatile Memory
App 20100128537 - Suhail; Mohammed ;   et al.
2010-05-27
Non-volatile memory device with improved data retention and method therefor
Grant 7,432,547 - Chindalore , et al. October 7, 2
2008-10-07
Memory access with consecutive addresses corresponding to different rows
Grant 7,269,090 - Baker, Jr. , et al. September 11, 2
2007-09-11
Erase of a memory having a non-conductive storage medium
Grant 6,898,129 - Swift , et al. May 24, 2
2005-05-24
Split-gate thin-film storage NVM cell
Grant 6,828,618 - Baker, Jr. , et al. December 7, 2
2004-12-07
Gate voltage reduction in a memory read
Grant 6,751,125 - Prinz , et al. June 15, 2
2004-06-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed