NEXSYS PROCESS FOR SOC

Taiwan Semiconductor Manufacturing Co., Ltd.

Application Filed: 2001-12-18
Trademark Application Details
Trademark Logo NEXSYS PROCESS FOR SOC

Mark For: NEXSYS PROCESS FOR SOC™ trademark registration is intended to cover the categories of custom manufacture of semiconductors, memory chips, wafers and integrated circuits. [all]

Status

2022-08-07 UTC
DEAD UNKNOWN


Research OneLook Acronym Finder
Serial Number76350644
Mark Literal ElementsNEXSYS PROCESS FOR SOC
Mark Drawing Type5 - AN ILLUSTRATION DRAWING WITH WORD(S) /LETTER(S)/ NUMBER(S) INSTYLIZED FORM
Mark TypeSERVICE MARK
Standard Character ClaimNo
RegisterPRINCIPAL
Current LocationFILE REPOSITORY (FRANCONIA) 2002-10-28
Basis1(b)
Class StatusACTIVE
Primary US Classes
  • 100: Miscellaneous
  • 103: Construction and Repair
  • 106: Material Treatment
Primary International Class
  • 040 - Primary Class
  • (Treatment of materials) Treatment of materials.
Filed UseNo
Current UseNo
Intent To UseYes
Filed ITUYes
44D FiledNo
44E CurrentNo
66A CurrentNo
Current BasisNo
No BasisNo
Attorney NameJON MICHAELSON, ESQ.
Attorney Docket Number8991-0014
Law Office AssignedL40
Employee NameMCBRIDE, THEODORE M

Timeline

2001-12-18Application Filed
2002-10-02Abandon
2002-10-22Status: Abandoned because the applicant filed an express abandonment. To view all documents in this file, click on the Trademark Documen
2002-10-22Status: Dead/Abandoned
2002-10-28Location: FILE REPOSITORY (FRANCONIA)
2018-07-08Transaction Date

Trademark Parties (Applicants & Owners)

Party: Taiwan Semiconductor Manufacturing Co., Ltd.
AddressNo. 25, Li-Hsin Rd., Science-Based Indus trial Park Hsin-Chu TAIWAN
Legal Entity TypeCorporation
Legal Entity StateTAIWAN
Party: Taiwan Semiconductor Manufacturing Co.,Ltd.
AddressNo. 25, Li-Hsin Rd., Science-Based Industrial Park Hsin-Chu TW
Legal Entity Type
Legal Entity State TW

*multiple parties listed, check assignment documents for ownership information

Documents

ApplicationIMAGE/TIFF2001-12-18
DrawingIMAGE/TIFF2001-12-18
Change of Address2002-09-30
Paper Correspondence Incoming2002-10-02

Attorney of Record

Jon Michaelson
Coudert Brothers LLP
530 Lytton Avenue, Suite 300
Palo Alto CA 94301-1541

Good, Services, and Codes

(ABANDONED)
IC 040. US 100 103 106. G & S: Custom manufacture of semiconductors, memory chips, wafers and integrated circuits

International Codes:40
U.S. Codes:100,103,106
Type CodeType
GS0401Custom manufacture of semiconductors, memory chips, wafers and integrated circuits

Trademark Filing History

DescriptionDateProceeding Number
ABANDONMENT - EXPRESS MAILED2002-10-22
PAPER RECEIVED2002-10-02
CORRESPONDENCE RECEIVED IN LAW OFFICE2002-10-02
TEAS CHANGE OF CORRESPONDENCE RECEIVED2002-09-30
NON-FINAL ACTION MAILED2002-03-28
ASSIGNED TO EXAMINER2002-03-2176134
ASSIGNED TO EXAMINER2002-03-0769965

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed