

Excellicon Timing Equivalence Checking (TEC) Capability Parallels Functional Equivalence; LEC, Addressing the GAP in the ASIC Flow.

Rate | Review | More EDA News

Tweet

High-Performance RTL Simulator

Riviera-PRO™

- Mixed-Language with UVM support
- Advanced Debugging
- Functional Coverage
- Code Coverage



Free Evaluation

Related News

NATIONAL INSTRUMENTS New 3D Glass Solutions Millimeter-Wave PDK for NI AWR Software Previewing at IMS2019

Delivering next-generation AI experiences for the 5G world

AMD Announces Next-Generation Leadership Products at Computex 2019 Keynote

"Multi-Dimensional Verification" by Adnan Hamid, CEO of Breker

Mouser Electronics Garner's Top 2018 Distribution Awards from Vishay Intertechnology

NATIONAL INSTRUMENTS Redesigned ni.com/awr Website Launched to Provide an Enhanced User Experience

More News

Featured Video



Zibi Zelewski, General Manager Aides

Submit | More Videos

Sponsored Videos

Farzad Zarrinfar, Managing Director of IP Division Mentor

Design Example: Dual-band WiFi MIMO AWR

Ronaldo Novaes, Americas Sales Manager VisiConsult

Submit | More Videos

Corporate Newsletters




May 23, 2019 - Laguna Hills, CA



Excellicon Inc. an innovative provider of end-to-end timing constraints products announced full Equivalence checking capabilities for timing constraints. One of the biggest challenges in ensuring the consistency and completeness of timing constraints for any design, whether a derivative design or just reuse of earlier version of gate level timing constraints for the next generation of the same design, is to ensure the timing constraints are consistent across all layers of hierarchy and through all phases of the ASIC flow.

Timing Equivalence Checks (TEC) essentially closes a gap on the timing front, which has been covered on the functional side by functional equivalency tools; LEC.



Excellicon Timing Equivalence Checking (TEC) capability provide a comprehensive set of features to validate timing constraints for one design vs. two versions of timing constraints, or two designs and one timing constraints, or even two designs and two timing constraints.

Additionally, the product is capable of validating timing constraints between top level and lower level blocks for consistency and correctness, as well as checking for equivalency of a single merged mode vs. individual modes timing constraints, ETM model against the SDC.

"In recent years the timing constraints Equivalence checking has become as important as LEC for designers, since design reuse as well as design complexity has increased. Timing equivalence checking has become so important that design schedules are often significantly delayed in the absence of a solid methodology to consistently check the timing constraints for various versions of design throughout various stages of the ASIC flow." said Himanshu Bhatnagar, Excellicon's CEO.

About Excellicon

Excellicon is an innovative provider of end-to-end Timing Constraints Analysis and Debugging solutions for the automation of constraints authoring, completion, and validation from RTL to GDS with innovative analysis and debugging infrastructures. Excellicon products Constraints Manager, Constraints Certifier, Exception-ToolBox (ET), Budgeting-Tool Box (BT), Equivalence-Checker (EQ), and ConTree address the needs of designers at every stage of SOC design and implementation in a unified environment. - Timing Closure; Done Once! Done Right!

For further information contact:

Rick Eram

[Email Contact](#)

www.excellicon.com

[Read the complete story ...](#)



[Be the first to review this article](#)

NI AWR Software Newsletter | June 2019

[More Newsletters](#)

Editorial



EDACafe Editorial
by Roberto Frazzoli
[IBM's neuromorphic initiative keeps heading TrueNorth](#)

[More Editorial](#)

Latest Blog Posts



IC Insights
by IC Insights
[Global GDP Impact on Worldwide IC Market Growth Forecast to Rise](#)



Bridging the Frontier
by Bob Smith, Executive Director
[A Look Back at SEMICON West and ES Design West](#)



The Dominion of Design
by intel
[Intel's Pohoiki Beach, a 64-Chip Neuromorphic System, Delivers Breakthrough Results in Research Tests](#)



Embedded Software
by Colin Walls
[Selecting an embedded operating system](#)

[More EDA Blogs](#)

Jobs

[Senior RF Design Engineer for Lockheed Martin at Chelmsford, Massachusetts](#)

[Hardware Design Engineer for FlexRadio at Austin, Texas](#)

[Electronics Component Engineer for Lockheed Martin at Huntsville, Alabama](#)

[Embedded Firmware Engineer for FlexRadio at Austin, Texas](#)

[Submit Resume](#) | [Post Jobs](#) | [More Jobs](#)

Upcoming Events


[Embedded Systems Conference \(ESC\) Silicon Valley at San Jose Convention Center San Jose CA - Aug 27 - 29, 2019](#)

[MEMS & Imaging Sensors Summit at World Trade Center Grenoble France - Sep 25 - 27, 2019](#)

[Embedded Systems Week \(ESWEEK\) at New York City NY - Oct 13 - 18, 2019](#)

[13th IEEE/ACM International Symposium on Networks-on-Chip \(NOCS 2019\) at NY - Oct 17 - 18, 2019](#)

[Submit](#) | [More Events](#)



© 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — [Contact Us](#), or visit our other sites:
[AECCafe](#) [TechJobsCafe](#) [GISCafe](#) [MCADCafe](#) [ShareCG](#)

[Privacy Policy](#) [Advertise](#)