Memory module
Depay , et al. Oc
U.S. patent number D863,311 [Application Number D/654,698] was granted by the patent office on 2019-10-15 for memory module. This patent grant is currently assigned to Corsair Memory, Inc.. The grantee listed for this patent is Corsair Memory, Inc.. Invention is credited to Dean Depay, Chun Ye.
| United States Patent | D863,311 |
| Depay , et al. | October 15, 2019 |
Memory module
Claims
CLAIM The ornamental design for a memory module, as shown and described.
| Inventors: | Depay; Dean (Fremont, CA), Ye; Chun (Fremont, CA) | ||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| Applicant: |
|
||||||||||
| Assignee: | Corsair Memory, Inc. (Fremont,
CA) |
||||||||||
| Appl. No.: | D/654,698 | ||||||||||
| Filed: | June 26, 2018 |
| Current U.S. Class: | D14/435; D14/436 |
| Current International Class: | 1402 |
| Field of Search: | ;D14/435,356,242,436,433,474,240,496,385,358,480.1-480.7 ;360/97.01,685,686,752,737,732,784,803 ;439/135,144,139-141,147,136,638,518,131,625 ;365/51,63,131,149,150,191 ;710/52,300,313 ;711/115,103,154,161-162 ;70/58 ;323/210 ;713/186,1 ;382/124 ;235/492 ;D13/147,179,182 ;D19/72,108,101,110,111 ;D8/90-92,94,95,97-107,70,70.1,19,20,6,7 ;D21/332 ;361/679.31,679.46 ;340/815.55,686.1 |
References Cited [Referenced By]
U.S. Patent Documents
| D261644 | November 1981 | McKinsey |
| 7547213 | June 2009 | Pax |
| D702689 | April 2014 | Lin |
| D702690 | April 2014 | Lin |
| D717251 | November 2014 | Mueller |
| D717744 | November 2014 | Mueller |
| D761744 | July 2016 | Mueller |
| D842304 | March 2019 | Depay |
| 2006/0067054 | March 2006 | Wang |
| 2007/0070607 | March 2007 | Goodwin |
| 2007/0159789 | July 2007 | Schuette |
| 2008/0013290 | January 2008 | Creasy |
| 2010/0081237 | April 2010 | Wong |
| 2012/0268885 | October 2012 | Feng |
| 2014/0179169 | June 2014 | Wu |
Attorney, Agent or Firm: Tan; Carina M.
Description
FIG. 1 is a front perspective view of a memory module showing our design;
FIG. 2 is a front view of the memory module;
FIG. 3 is a rear view of the memory module;
FIG. 4 is a bottom view of the memory module;
FIG. 5 is a top view of the memory module;
FIG. 6 is a left side view of the memory module; and,
FIG. 7 is a right side view of the memory module.
* * * * *
D00000
D00001
D00002
D00003
D00004
D00005
D00006
XML
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 