Optoelectronic assembly

Arvanitakis , et al. September 22, 1

Patent Grant D329639

U.S. patent number D329,639 [Application Number 07/499,832] was granted by the patent office on 1992-09-22 for optoelectronic assembly. This patent grant is currently assigned to International Business Machines Corporation. Invention is credited to Nicolaos C. Arvanitakis, Vincent J. Black, Richard G. Nolan.


United States Patent D329,639
Arvanitakis ,   et al. September 22, 1992

Optoelectronic assembly

Claims

The ornamental design for an optoelectronic assembly, as shown and described.
Inventors: Arvanitakis; Nicolaos C. (Vestal, NY), Black; Vincent J. (Austin, TX), Nolan; Richard G. (Binghamton, NY)
Assignee: International Business Machines Corporation (Armonk, NY)
Appl. No.: 07/499,832
Filed: March 26, 1990

Current U.S. Class: D13/165; D13/133; D13/179
Field of Search: ;D13/133,146,147,152,179 ;250/227.24,551 ;385/53,58,59,90,88,92,94 ;361/394,395

References Cited [Referenced By]

U.S. Patent Documents
D186222 September 1959 Atkin
D286770 November 1986 Melcher
3904812 September 1975 Daffron
4273413 June 1981 Bendiksen et al.
4384368 May 1983 Rosenfeldt et al.
4427879 January 1984 Becher et al.
4547039 October 1985 Caron et al.
4549314 October 1985 Masuda et al.
4611886 September 1986 Cline et al.
4625333 November 1986 Takezawa et al.
4647148 March 1987 Katagiri
4719358 January 1987 Matsumoto et al.
4755017 July 1988 Kapany
4762388 August 1988 Tanaka et al.
4807956 February 1989 Tournereau et al.
4976510 November 1990 Davila et al.
5005939 April 1991 Arvanitakis et al.
Primary Examiner: Burke; Wallace R.
Assistant Examiner: Sincavage; Joel
Attorney, Agent or Firm: Fraley; Lawrence R.

Description



FIG. 1 is a perspective view of an optoelectronic assembly, illustrating our new design;

FIG. 2 is a front elevational view thereof, on a reduced scale;

FIG. 3 is a rear elevational view thereof, on a reduced scale;

FIG. 4 is a side elevational view thereof, on a reduced scale, the opposite side being a mirror image;

FIG. 5 is a top plan view thereof, on a reduced scale; and,

FIG. 6 is a bottom plan view thereof, on a reduced scale.

The terminal pins shown in FIGS. 2, 3, 4 and 6 are illustrated in dashed form for environmental purposes only.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed